
---------- Begin Simulation Statistics ----------
final_tick                               2541857895500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190083                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747840                       # Number of bytes of host memory used
host_op_rate                                   190082                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.09                       # Real time elapsed on the host
host_tick_rate                              536406480                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198500                       # Number of instructions simulated
sim_ops                                       4198500                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011848                       # Number of seconds simulated
sim_ticks                                 11848050500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.052854                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384518                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               853482                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2413                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             78222                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            806296                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52724                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279277                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226553                       # Number of indirect misses.
system.cpu.branchPred.lookups                  979558                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64621                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26818                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198500                       # Number of instructions committed
system.cpu.committedOps                       4198500                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.640688                       # CPI: cycles per instruction
system.cpu.discardedOps                        191637                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608086                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1453294                       # DTB hits
system.cpu.dtb.data_misses                       7699                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406000                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       850148                       # DTB read hits
system.cpu.dtb.read_misses                       6828                       # DTB read misses
system.cpu.dtb.write_accesses                  202086                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      603146                       # DTB write hits
system.cpu.dtb.write_misses                       871                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18046                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3384175                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1032714                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           662290                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16737196                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177283                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  968222                       # ITB accesses
system.cpu.itb.fetch_acv                          844                       # ITB acv
system.cpu.itb.fetch_hits                      961432                       # ITB hits
system.cpu.itb.fetch_misses                      6790                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6081                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14424                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5131                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10940492500     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9377000      0.08%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17350500      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               885176000      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11852396000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8000206000     67.50%     67.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3852190000     32.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23682428                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85458      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542884     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839954     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593031     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198500                       # Class of committed instruction
system.cpu.quiesceCycles                        13673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6945232                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312860                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22741460                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22741460                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22741460                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22741460                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116622.871795                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116622.871795                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116622.871795                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116622.871795                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12983482                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12983482                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12983482                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12983482                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66581.958974                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66581.958974                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66581.958974                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66581.958974                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22391963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22391963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116624.807292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116624.807292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12783985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12783985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66583.255208                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66583.255208                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.257753                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539444441000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.257753                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203610                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203610                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128137                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34847                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86572                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34187                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29015                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29015                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87162                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40869                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209047                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11114816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11114816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6691200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691633                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17817713                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157461                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002826                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053086                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157016     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     445      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157461                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820930025                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375881500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462191500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5574208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10046464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5574208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5574208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470474700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377467669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             847942368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470474700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470474700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188234174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188234174                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188234174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470474700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377467669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1036176542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000206554500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7329                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7329                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406954                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111785                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156976                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121199                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121199                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2174                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5738                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2012597250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4764234750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13714.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32464.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103989                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80325                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156976                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121199                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.834907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.446009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.345429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34402     42.25%     42.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24264     29.80%     72.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10010     12.29%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4626      5.68%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2354      2.89%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1416      1.74%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          955      1.17%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          589      0.72%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2811      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81427                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.022786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.404131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.791808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1281     17.48%     17.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5574     76.05%     93.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           284      3.88%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.16%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            43      0.59%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.22%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            4      0.05%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7329                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.237004                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.221989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.729274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6549     89.36%     89.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              104      1.42%     90.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              443      6.04%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              185      2.52%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               48      0.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7329                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9392256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  654208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7616064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10046464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7756736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       642.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    847.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    654.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11848045500                       # Total gap between requests
system.mem_ctrls.avgGap                      42592.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4951488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7616064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417915841.935346245766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374810016.213215827942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 642811574.781859636307                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69879                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121199                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2517242500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2246992250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291172899500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28901.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32155.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2402436.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314981100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167386065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560682780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309081420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5180161140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        187410720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7654570665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.061617                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    437405000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11015185500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266507640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141629400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487140780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312103800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5104900620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        250788000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7497937680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.841469                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    598925250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10853665250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              995460                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11840850500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1647866                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1647866                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1647866                       # number of overall hits
system.cpu.icache.overall_hits::total         1647866                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87163                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87163                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87163                       # number of overall misses
system.cpu.icache.overall_misses::total         87163                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5369837500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5369837500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5369837500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5369837500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1735029                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1735029                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1735029                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1735029                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050237                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050237                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050237                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050237                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61606.845795                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61606.845795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61606.845795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61606.845795                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86572                       # number of writebacks
system.cpu.icache.writebacks::total             86572                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87163                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87163                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87163                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87163                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5282675500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5282675500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5282675500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5282675500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050237                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050237                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050237                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050237                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60606.857267                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60606.857267                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60606.857267                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60606.857267                       # average overall mshr miss latency
system.cpu.icache.replacements                  86572                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1647866                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1647866                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87163                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87163                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5369837500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5369837500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1735029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1735029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61606.845795                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61606.845795                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87163                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87163                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5282675500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5282675500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050237                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050237                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60606.857267                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60606.857267                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.812942                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1670328                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86650                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.276722                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.812942                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3557220                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3557220                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1314061                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1314061                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1314061                       # number of overall hits
system.cpu.dcache.overall_hits::total         1314061                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105683                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105683                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105683                       # number of overall misses
system.cpu.dcache.overall_misses::total        105683                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6772475500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6772475500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6772475500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6772475500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419744                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419744                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419744                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419744                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074438                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074438                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074438                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074438                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64082.922514                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64082.922514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64082.922514                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64082.922514                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34671                       # number of writebacks
system.cpu.dcache.writebacks::total             34671                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36690                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36690                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68993                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68993                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68993                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68993                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4395122000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4395122000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4395122000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4395122000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048595                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048595                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048595                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048595                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63703.883003                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63703.883003                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63703.883003                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63703.883003                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68855                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3297786500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3297786500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67059.529862                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67059.529862                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39964                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39964                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2673109500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2673109500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66887.936643                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66887.936643                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474689000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474689000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587803                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587803                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096131                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096131                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61492.390189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61492.390189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29029                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29029                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722012500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722012500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049386                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049386                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59320.420958                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59320.420958                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63895000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63895000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70680.309735                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70680.309735                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62991000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62991000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69680.309735                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69680.309735                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541857895500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.484745                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1375706                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68855                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.979755                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.484745                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2953963                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2953963                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2625901251500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 259474                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747840                       # Number of bytes of host memory used
host_op_rate                                   259474                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   227.33                       # Real time elapsed on the host
host_tick_rate                              359770746                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58987505                       # Number of instructions simulated
sim_ops                                      58987505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081788                       # Number of seconds simulated
sim_ticks                                 81788437000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.277359                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5763880                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8967201                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1113                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            611347                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7971436                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             192889                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          630918                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           438029                       # Number of indirect misses.
system.cpu.branchPred.lookups                10207567                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  392057                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35216                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54047663                       # Number of instructions committed
system.cpu.committedOps                      54047663                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.024435                       # CPI: cycles per instruction
system.cpu.discardedOps                       1103281                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15165471                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15692621                       # DTB hits
system.cpu.dtb.data_misses                       1435                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10689045                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11005105                       # DTB read hits
system.cpu.dtb.read_misses                       1183                       # DTB read misses
system.cpu.dtb.write_accesses                 4476426                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4687516                       # DTB write hits
system.cpu.dtb.write_misses                       252                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123498                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38402691                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11532621                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4932924                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89471643                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.330640                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18334302                       # ITB accesses
system.cpu.itb.fetch_acv                          131                       # ITB acv
system.cpu.itb.fetch_hits                    18332976                       # ITB hits
system.cpu.itb.fetch_misses                      1326                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4944      9.70%      9.97% # number of callpals executed
system.cpu.kern.callpal::rdps                     299      0.59%     10.55% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.56% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.56% # number of callpals executed
system.cpu.kern.callpal::rti                      392      0.77%     11.33% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.55% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.44%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50994                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52638                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1916     35.12%     35.12% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.80% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      83      1.52%     37.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3420     62.68%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5456                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1914     48.48%     48.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       83      2.10%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1914     48.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3948                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              79093188500     96.70%     96.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                60685500      0.07%     96.78% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                92270000      0.11%     96.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2545121000      3.11%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          81791265000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998956                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.559649                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.723607                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 350                      
system.cpu.kern.mode_good::user                   350                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               523                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 350                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.669216                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.801833                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6509752000      7.96%      7.96% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          75281513000     92.04%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        163463649                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897367      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37601953     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28367      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10605564     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549374      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84791      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54047663                       # Class of committed instruction
system.cpu.quiesceCycles                       113225                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        73992006                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          122                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1302239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2604354                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1843905355                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1843905355                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1843905355                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1843905355                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118244.539887                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118244.539887                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118244.539887                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118244.539887                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           192                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           48                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1063338720                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1063338720                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1063338720                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1063338720                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68188.964987                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68188.964987                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68188.964987                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68188.964987                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65487.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65487.500000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1839054880                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1839054880                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118251.985597                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118251.985597                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1060588245                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1060588245                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68196.260610                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68196.260610                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1275257                       # Transaction distribution
system.membus.trans_dist::WriteReq                735                       # Transaction distribution
system.membus.trans_dist::WriteResp               735                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31483                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1255639                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14990                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12098                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12098                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1255640                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18856                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           32                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3766919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3766919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        92713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        95705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3893812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160721856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160721856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3027                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2997952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3000979                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164718163                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1303652                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000116                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010762                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1303501     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     151      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1303652                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2568500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7875009884                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy             268973                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          168616250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6416868500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80360960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1978368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82339328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80360960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80360960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2014912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2014912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1255640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           30912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1286552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31483                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31483                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         982546714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24188847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1006735561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    982546714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        982546714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24635658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24635658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24635658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        982546714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24188847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1031371219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    982028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    468663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089877750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56273                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56273                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2220858                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             929296                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1286552                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1287085                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1286552                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1287085                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 787600                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                305057                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            156418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            278676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            393782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4530                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6080407500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2494760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15435757500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12186.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30936.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        86                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   395836                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  878907                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1286552                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1287085                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  489950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  56009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  56102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    300                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       206234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    459.585131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   320.617631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.217211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32116     15.57%     15.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37690     18.28%     33.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26186     12.70%     46.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22381     10.85%     57.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20718     10.05%     67.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18381      8.91%     76.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11436      5.55%     81.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5831      2.83%     84.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31495     15.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       206234                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.866650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.322119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          50706     90.11%     90.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5399      9.59%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           119      0.21%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            29      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56273                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.451229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.381687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.585832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27141     48.23%     48.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1749      3.11%     51.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10283     18.27%     69.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10519     18.69%     88.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5943     10.56%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              319      0.57%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              106      0.19%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               82      0.15%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               52      0.09%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               37      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               11      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56273                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31932928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50406400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62850112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82339328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82373440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       390.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       768.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1006.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1007.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81788437000                       # Total gap between requests
system.mem_ctrls.avgGap                      31779.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     29994432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1938496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62850112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 366731937.914402246475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23701345.460361346602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 768447402.901219367981                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1255640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        30912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1287085                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14415674500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1020083000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1991320574500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11480.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32999.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1547155.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            242245920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            128730195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           391007820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          275929200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6456178560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6517704330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25918857120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39930653145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.218807                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67320242500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2731040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11738951500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1230436200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            653977170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3171687960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4850408340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6456178560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36585115410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        598908960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53546712600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        654.697835                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1256716750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2731040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  77802418250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16287                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16287                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3027                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               352500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2257000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81259355                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1168000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              908000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               94500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     83983356000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17625605                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17625605                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17625605                       # number of overall hits
system.cpu.icache.overall_hits::total        17625605                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1255640                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1255640                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1255640                       # number of overall misses
system.cpu.icache.overall_misses::total       1255640                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48701978500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48701978500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48701978500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48701978500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18881245                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18881245                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18881245                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18881245                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066502                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.066502                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066502                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.066502                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38786.577761                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38786.577761                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38786.577761                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38786.577761                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1255639                       # number of writebacks
system.cpu.icache.writebacks::total           1255639                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1255640                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1255640                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1255640                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1255640                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47446338500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47446338500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47446338500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47446338500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066502                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066502                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066502                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066502                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37786.577761                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37786.577761                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37786.577761                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37786.577761                       # average overall mshr miss latency
system.cpu.icache.replacements                1255639                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17625605                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17625605                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1255640                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1255640                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48701978500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48701978500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18881245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18881245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066502                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.066502                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38786.577761                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38786.577761                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1255640                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1255640                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47446338500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47446338500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066502                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37786.577761                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37786.577761                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999863                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18880191                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1255639                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.036321                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999863                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          292                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39018130                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39018130                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15541150                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15541150                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15541150                       # number of overall hits
system.cpu.dcache.overall_hits::total        15541150                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41736                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41736                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41736                       # number of overall misses
system.cpu.dcache.overall_misses::total         41736                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2700691500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2700691500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2700691500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2700691500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15582886                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15582886                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15582886                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15582886                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002678                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002678                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002678                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002678                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64708.920357                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64708.920357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64708.920357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64708.920357                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15931                       # number of writebacks
system.cpu.dcache.writebacks::total             15931                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11197                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11197                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11197                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11197                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30539                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30539                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1968263000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1968263000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1968263000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1968263000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149790500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149790500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001960                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001960                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001960                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001960                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64450.800616                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64450.800616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64450.800616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64450.800616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100127.339572                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100127.339572                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  30879                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10926524                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10926524                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1388521000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1388521000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10946706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10946706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001844                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001844                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68799.970271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68799.970271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1750                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1750                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1253121500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1253121500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149790500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149790500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67986.192491                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67986.192491                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196833.771353                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196833.771353                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21554                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21554                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1312170500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1312170500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636180                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004649                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004649                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60878.282453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60878.282453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9447                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9447                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    715141500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    715141500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59068.431486                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59068.431486                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13870                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13870                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          385                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          385                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     28526500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     28526500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74094.805195                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74094.805195                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          383                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          383                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     28047500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     28047500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026868                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026868                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73231.070496                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73231.070496                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14102                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14102                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14102                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14102                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84043356000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.939208                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15588176                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30912                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            504.275880                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.939208                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          959                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31253398                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31253398                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2930954691500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 235675                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747840                       # Number of bytes of host memory used
host_op_rate                                   235675                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1544.31                       # Real time elapsed on the host
host_tick_rate                              197533361                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   363956547                       # Number of instructions simulated
sim_ops                                     363956547                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.305053                       # Number of seconds simulated
sim_ticks                                305053440000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             18.876078                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                15126089                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             80133643                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2595124                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5011921                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          75554373                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8151251                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        51063967                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         42912716                       # Number of indirect misses.
system.cpu.branchPred.lookups                93173390                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6611085                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1144560                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   304969042                       # Number of instructions committed
system.cpu.committedOps                     304969042                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.000553                       # CPI: cycles per instruction
system.cpu.discardedOps                      27766802                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 30875203                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    100940092                       # DTB hits
system.cpu.dtb.data_misses                     142311                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 22160330                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     60851164                       # DTB read hits
system.cpu.dtb.read_misses                     142300                       # DTB read misses
system.cpu.dtb.write_accesses                 8714873                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    40088928                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            49896212                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          255568655                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          71991855                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         60320759                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        41573552                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.499862                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               107898407                       # ITB accesses
system.cpu.itb.fetch_acv                       654942                       # ITB acv
system.cpu.itb.fetch_hits                   107898348                       # ITB hits
system.cpu.itb.fetch_misses                        59                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                858368     32.49%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     630      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                   853716     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               853397     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               76202      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                2642321                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    2642726                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   854679     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     313      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  857405     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1712397                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    854679     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      313      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   854679     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1709671                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             246553137500     80.82%     80.82% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               202563000      0.07%     80.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             58297554500     19.11%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         305053255000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996821                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998408                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              853617                      
system.cpu.kern.mode_good::user                853617                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            853724                       # number of protection mode switches
system.cpu.kern.mode_switch::user              853617                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999875                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999937                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       141243229000     46.30%     46.30% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         163810026000     53.70%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        610106880                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            13754007      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               133736713     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2878      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              25682523      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3290046      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               3670414      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult              9867040      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                671780      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               143913      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               42178249     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              34342817     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          15564208      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5746700      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             16317754      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                304969042                       # Class of committed instruction
system.cpu.tickCycles                       568533328                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       554741                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1109484                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             541323                       # Transaction distribution
system.membus.trans_dist::WriteReq                313                       # Transaction distribution
system.membus.trans_dist::WriteResp               313                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15377                       # Transaction distribution
system.membus.trans_dist::WritebackClean       455564                       # Transaction distribution
system.membus.trans_dist::CleanEvict            83801                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13419                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13419                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         455564                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         85759                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1366692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1366692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       297534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       298160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1664852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     58312192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     58312192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7331520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7334024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                65646216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            555055                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000004                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001898                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  555053    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              555055                       # Request fanout histogram
system.membus.reqLayer0.occupancy              782500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3106885000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          536193500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2285948500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       29156096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        6347392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           35503488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     29156096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      29156096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       984128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          984128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          455564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           99178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              554742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15377                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15377                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95577011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20807476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116384487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95577011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95577011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3226084                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3226084                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3226084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95577011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20807476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119610571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     43946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     22158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     95488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001952637250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2634                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2634                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              780963                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41341                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      554742                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     470940                       # Number of write requests accepted
system.mem_ctrls.readBursts                    554742                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   470940                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 437096                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                426994                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1311                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1910212750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  588230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4116075250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16236.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34986.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    35691                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30915                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                554742                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               470940                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        94985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.883213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.217636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   103.966442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        70424     74.14%     74.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14820     15.60%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6623      6.97%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1698      1.79%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          719      0.76%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          274      0.29%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          154      0.16%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          112      0.12%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          161      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        94985                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.645027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.743702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.190313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            728     27.64%     27.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           946     35.91%     63.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           144      5.47%     69.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           147      5.58%     74.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           170      6.45%     81.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           140      5.32%     86.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           66      2.51%     88.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           53      2.01%     90.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           66      2.51%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           53      2.01%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           58      2.20%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           27      1.03%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           18      0.68%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            9      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            6      0.23%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2634                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.679954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.646968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.075078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1822     69.17%     69.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      1.48%     70.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              616     23.39%     94.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              109      4.14%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               47      1.78%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2634                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7529344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                27974144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2811840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                35503488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30140160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  305053288000                       # Total gap between requests
system.mem_ctrls.avgGap                     297415.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1418112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6111232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2811840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4648733.021991163492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20033316.129790242761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9217532.508402461186                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       455564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        99178                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       470940                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    747506500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3368568750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7553467417750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1640.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33964.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16039129.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            426422220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            226671555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           480043620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          146598480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24080365920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      47105054220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      77473106880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       149938262895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.514742                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 200900493000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10186280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  93966667000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            251699280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            133796520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           359948820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           82742220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24080365920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33971412900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      88533015360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       147412981020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.236580                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 229825986500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10186280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  65041173500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 313                       # Transaction distribution
system.iobus.trans_dist::WriteResp                313                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          626                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          626                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     626                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               782500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              313000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    305053440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    137209546                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        137209546                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    137209546                       # number of overall hits
system.cpu.icache.overall_hits::total       137209546                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       455563                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         455563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       455563                       # number of overall misses
system.cpu.icache.overall_misses::total        455563                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11146658500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11146658500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11146658500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11146658500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    137665109                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    137665109                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    137665109                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    137665109                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003309                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003309                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003309                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003309                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24467.874915                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24467.874915                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24467.874915                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24467.874915                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       455564                       # number of writebacks
system.cpu.icache.writebacks::total            455564                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       455563                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       455563                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       455563                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       455563                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10691094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10691094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10691094500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10691094500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003309                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003309                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003309                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003309                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23467.872720                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23467.872720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23467.872720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23467.872720                       # average overall mshr miss latency
system.cpu.icache.replacements                 455564                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    137209546                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       137209546                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       455563                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        455563                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11146658500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11146658500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    137665109                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    137665109                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003309                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003309                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24467.874915                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24467.874915                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       455563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       455563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10691094500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10691094500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23467.872720                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23467.872720                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           137697213                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            456076                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            301.917253                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         275785782                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        275785782                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     98910784                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         98910784                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     98910784                       # number of overall hits
system.cpu.dcache.overall_hits::total        98910784                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       102697                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         102697                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       102697                       # number of overall misses
system.cpu.dcache.overall_misses::total        102697                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6705749000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6705749000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6705749000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6705749000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     99013481                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     99013481                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     99013481                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     99013481                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001037                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65296.444882                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65296.444882                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65296.444882                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65296.444882                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15377                       # number of writebacks
system.cpu.dcache.writebacks::total             15377                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3716                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3716                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3716                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3716                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        98981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        98981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        98981                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        98981                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          313                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          313                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6490647000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6490647000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6490647000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6490647000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65574.675948                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65574.675948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65574.675948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65574.675948                       # average overall mshr miss latency
system.cpu.dcache.replacements                  99178                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     59695073                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        59695073                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        85596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         85596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5834934500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5834934500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     59780669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     59780669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68168.308099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68168.308099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           34                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        85562                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        85562                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5746602500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5746602500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67163.022136                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67163.022136                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     39215711                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39215711                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        17101                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        17101                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    870814500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    870814500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     39232812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39232812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50921.846676                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50921.846676                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3682                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3682                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13419                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13419                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          313                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          313                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    744044500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    744044500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55447.089947                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55447.089947                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1835                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1835                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          197                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          197                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     15778500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     15778500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.096949                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.096949                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 80093.908629                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80093.908629                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          197                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          197                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     15581500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15581500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.096949                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.096949                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 79093.908629                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79093.908629                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2031                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2031                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2031                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2031                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 305053440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            99054929                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            100202                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            988.552414                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          651                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         198134266                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        198134266                       # Number of data accesses

---------- End Simulation Statistics   ----------
