// Seed: 2076684235
module module_0 (
    output uwire id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    input  wire  id_4,
    output wire  id_5,
    output wand  id_6,
    output tri1  id_7,
    input  tri   id_8
);
  tri0 id_10 = 1'b0, id_11, id_12;
  assign id_11 = id_1;
  assign id_5  = (1);
endmodule
module module_1 (
    output wand  id_0,
    input  tri1  id_1,
    input  wor   id_2
    , id_6 = id_3 - 1,
    input  tri0  id_3,
    input  uwire id_4
);
  module_0(
      id_0, id_4, id_2, id_1, id_2, id_0, id_0, id_0, id_2
  );
  assign id_0 = 1;
  wire id_7;
endmodule
