#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x125fb30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x123a160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1252850 .functor NOT 1, L_0x1288640, C4<0>, C4<0>, C4<0>;
L_0x1287e10 .functor XOR 5, L_0x1288270, L_0x12883a0, C4<00000>, C4<00000>;
L_0x1288530 .functor XOR 5, L_0x1287e10, L_0x1288490, C4<00000>, C4<00000>;
v0x12846e0_0 .net *"_ivl_10", 4 0, L_0x1288490;  1 drivers
v0x12847e0_0 .net *"_ivl_12", 4 0, L_0x1288530;  1 drivers
v0x12848c0_0 .net *"_ivl_2", 4 0, L_0x12881d0;  1 drivers
v0x1284980_0 .net *"_ivl_4", 4 0, L_0x1288270;  1 drivers
v0x1284a60_0 .net *"_ivl_6", 4 0, L_0x12883a0;  1 drivers
v0x1284b90_0 .net *"_ivl_8", 4 0, L_0x1287e10;  1 drivers
v0x1284c70_0 .var "clk", 0 0;
v0x1284d10_0 .var/2u "stats1", 159 0;
v0x1284dd0_0 .var/2u "strobe", 0 0;
v0x1284f20_0 .net "sum_dut", 4 0, L_0x1287e80;  1 drivers
v0x1284fe0_0 .net "sum_ref", 4 0, L_0x12856f0;  1 drivers
v0x1285080_0 .net "tb_match", 0 0, L_0x1288640;  1 drivers
v0x1285120_0 .net "tb_mismatch", 0 0, L_0x1252850;  1 drivers
v0x12851e0_0 .net "x", 3 0, v0x1280c10_0;  1 drivers
v0x12852a0_0 .net "y", 3 0, v0x1280cd0_0;  1 drivers
L_0x12881d0 .concat [ 5 0 0 0], L_0x12856f0;
L_0x1288270 .concat [ 5 0 0 0], L_0x12856f0;
L_0x12883a0 .concat [ 5 0 0 0], L_0x1287e80;
L_0x1288490 .concat [ 5 0 0 0], L_0x12856f0;
L_0x1288640 .cmp/eeq 5, L_0x12881d0, L_0x1288530;
S_0x125db10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x123a160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x12444a0_0 .net *"_ivl_0", 4 0, L_0x12853e0;  1 drivers
L_0x7f6c586c7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x125b230_0 .net *"_ivl_3", 0 0, L_0x7f6c586c7018;  1 drivers
v0x12477d0_0 .net *"_ivl_4", 4 0, L_0x1285570;  1 drivers
L_0x7f6c586c7060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12447f0_0 .net *"_ivl_7", 0 0, L_0x7f6c586c7060;  1 drivers
v0x12805a0_0 .net "sum", 4 0, L_0x12856f0;  alias, 1 drivers
v0x12806d0_0 .net "x", 3 0, v0x1280c10_0;  alias, 1 drivers
v0x12807b0_0 .net "y", 3 0, v0x1280cd0_0;  alias, 1 drivers
L_0x12853e0 .concat [ 4 1 0 0], v0x1280c10_0, L_0x7f6c586c7018;
L_0x1285570 .concat [ 4 1 0 0], v0x1280cd0_0, L_0x7f6c586c7060;
L_0x12856f0 .arith/sum 5, L_0x12853e0, L_0x1285570;
S_0x1280910 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x123a160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1280b30_0 .net "clk", 0 0, v0x1284c70_0;  1 drivers
v0x1280c10_0 .var "x", 3 0;
v0x1280cd0_0 .var "y", 3 0;
E_0x1225790/0 .event negedge, v0x1280b30_0;
E_0x1225790/1 .event posedge, v0x1280b30_0;
E_0x1225790 .event/or E_0x1225790/0, E_0x1225790/1;
S_0x1280db0 .scope module, "top_module1" "top_module" 3 75, 4 13 0, S_0x123a160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1283fa0_0 .net *"_ivl_45", 0 0, L_0x1288060;  1 drivers
v0x12840a0_0 .net "carry", 3 0, L_0x1287ce0;  1 drivers
v0x1284180_0 .net "sum", 4 0, L_0x1287e80;  alias, 1 drivers
v0x1284240_0 .net "x", 3 0, v0x1280c10_0;  alias, 1 drivers
v0x1284300_0 .net "y", 3 0, v0x1280cd0_0;  alias, 1 drivers
L_0x1285df0 .part v0x1280c10_0, 0, 1;
L_0x1285f20 .part v0x1280cd0_0, 0, 1;
L_0x1286650 .part v0x1280c10_0, 1, 1;
L_0x1286780 .part v0x1280cd0_0, 1, 1;
L_0x12868e0 .part L_0x1287ce0, 0, 1;
L_0x1286f80 .part v0x1280c10_0, 2, 1;
L_0x12870f0 .part v0x1280cd0_0, 2, 1;
L_0x1287220 .part L_0x1287ce0, 1, 1;
L_0x1287900 .part v0x1280c10_0, 3, 1;
L_0x1287a30 .part v0x1280cd0_0, 3, 1;
L_0x1287c40 .part L_0x1287ce0, 2, 1;
L_0x1287ce0 .concat8 [ 1 1 1 1], L_0x1285ce0, L_0x1286540, L_0x1286e70, L_0x12877f0;
LS_0x1287e80_0_0 .concat8 [ 1 1 1 1], L_0x1285830, L_0x1286150, L_0x1286a80, L_0x1287410;
LS_0x1287e80_0_4 .concat8 [ 1 0 0 0], L_0x1288060;
L_0x1287e80 .concat8 [ 4 1 0 0], LS_0x1287e80_0_0, LS_0x1287e80_0_4;
L_0x1288060 .part L_0x1287ce0, 3, 1;
S_0x1280f90 .scope module, "fa0" "full_adder" 4 21, 4 1 0, S_0x1280db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1261520 .functor XOR 1, L_0x1285df0, L_0x1285f20, C4<0>, C4<0>;
L_0x7f6c586c70a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1285830 .functor XOR 1, L_0x1261520, L_0x7f6c586c70a8, C4<0>, C4<0>;
L_0x12858f0 .functor AND 1, L_0x1285df0, L_0x1285f20, C4<1>, C4<1>;
L_0x1285a30 .functor AND 1, L_0x1285f20, L_0x7f6c586c70a8, C4<1>, C4<1>;
L_0x1285b20 .functor OR 1, L_0x12858f0, L_0x1285a30, C4<0>, C4<0>;
L_0x1285c30 .functor AND 1, L_0x1285df0, L_0x7f6c586c70a8, C4<1>, C4<1>;
L_0x1285ce0 .functor OR 1, L_0x1285b20, L_0x1285c30, C4<0>, C4<0>;
v0x1281220_0 .net *"_ivl_0", 0 0, L_0x1261520;  1 drivers
v0x1281320_0 .net *"_ivl_10", 0 0, L_0x1285c30;  1 drivers
v0x1281400_0 .net *"_ivl_4", 0 0, L_0x12858f0;  1 drivers
v0x12814f0_0 .net *"_ivl_6", 0 0, L_0x1285a30;  1 drivers
v0x12815d0_0 .net *"_ivl_8", 0 0, L_0x1285b20;  1 drivers
v0x1281700_0 .net "a", 0 0, L_0x1285df0;  1 drivers
v0x12817c0_0 .net "b", 0 0, L_0x1285f20;  1 drivers
v0x1281880_0 .net "cin", 0 0, L_0x7f6c586c70a8;  1 drivers
v0x1281940_0 .net "cout", 0 0, L_0x1285ce0;  1 drivers
v0x1281a00_0 .net "sum", 0 0, L_0x1285830;  1 drivers
S_0x1281b60 .scope module, "fa1" "full_adder" 4 29, 4 1 0, S_0x1280db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x12860e0 .functor XOR 1, L_0x1286650, L_0x1286780, C4<0>, C4<0>;
L_0x1286150 .functor XOR 1, L_0x12860e0, L_0x12868e0, C4<0>, C4<0>;
L_0x12861f0 .functor AND 1, L_0x1286650, L_0x1286780, C4<1>, C4<1>;
L_0x1286290 .functor AND 1, L_0x1286780, L_0x12868e0, C4<1>, C4<1>;
L_0x1286380 .functor OR 1, L_0x12861f0, L_0x1286290, C4<0>, C4<0>;
L_0x1286490 .functor AND 1, L_0x1286650, L_0x12868e0, C4<1>, C4<1>;
L_0x1286540 .functor OR 1, L_0x1286380, L_0x1286490, C4<0>, C4<0>;
v0x1281dc0_0 .net *"_ivl_0", 0 0, L_0x12860e0;  1 drivers
v0x1281ea0_0 .net *"_ivl_10", 0 0, L_0x1286490;  1 drivers
v0x1281f80_0 .net *"_ivl_4", 0 0, L_0x12861f0;  1 drivers
v0x1282070_0 .net *"_ivl_6", 0 0, L_0x1286290;  1 drivers
v0x1282150_0 .net *"_ivl_8", 0 0, L_0x1286380;  1 drivers
v0x1282280_0 .net "a", 0 0, L_0x1286650;  1 drivers
v0x1282340_0 .net "b", 0 0, L_0x1286780;  1 drivers
v0x1282400_0 .net "cin", 0 0, L_0x12868e0;  1 drivers
v0x12824c0_0 .net "cout", 0 0, L_0x1286540;  1 drivers
v0x1282610_0 .net "sum", 0 0, L_0x1286150;  1 drivers
S_0x1282770 .scope module, "fa2" "full_adder" 4 37, 4 1 0, S_0x1280db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1286a10 .functor XOR 1, L_0x1286f80, L_0x12870f0, C4<0>, C4<0>;
L_0x1286a80 .functor XOR 1, L_0x1286a10, L_0x1287220, C4<0>, C4<0>;
L_0x1286b20 .functor AND 1, L_0x1286f80, L_0x12870f0, C4<1>, C4<1>;
L_0x1286bc0 .functor AND 1, L_0x12870f0, L_0x1287220, C4<1>, C4<1>;
L_0x1286cb0 .functor OR 1, L_0x1286b20, L_0x1286bc0, C4<0>, C4<0>;
L_0x1286dc0 .functor AND 1, L_0x1286f80, L_0x1287220, C4<1>, C4<1>;
L_0x1286e70 .functor OR 1, L_0x1286cb0, L_0x1286dc0, C4<0>, C4<0>;
v0x12829e0_0 .net *"_ivl_0", 0 0, L_0x1286a10;  1 drivers
v0x1282ac0_0 .net *"_ivl_10", 0 0, L_0x1286dc0;  1 drivers
v0x1282ba0_0 .net *"_ivl_4", 0 0, L_0x1286b20;  1 drivers
v0x1282c90_0 .net *"_ivl_6", 0 0, L_0x1286bc0;  1 drivers
v0x1282d70_0 .net *"_ivl_8", 0 0, L_0x1286cb0;  1 drivers
v0x1282ea0_0 .net "a", 0 0, L_0x1286f80;  1 drivers
v0x1282f60_0 .net "b", 0 0, L_0x12870f0;  1 drivers
v0x1283020_0 .net "cin", 0 0, L_0x1287220;  1 drivers
v0x12830e0_0 .net "cout", 0 0, L_0x1286e70;  1 drivers
v0x1283230_0 .net "sum", 0 0, L_0x1286a80;  1 drivers
S_0x1283390 .scope module, "fa3" "full_adder" 4 45, 4 1 0, S_0x1280db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x12873a0 .functor XOR 1, L_0x1287900, L_0x1287a30, C4<0>, C4<0>;
L_0x1287410 .functor XOR 1, L_0x12873a0, L_0x1287c40, C4<0>, C4<0>;
L_0x1287480 .functor AND 1, L_0x1287900, L_0x1287a30, C4<1>, C4<1>;
L_0x1287540 .functor AND 1, L_0x1287a30, L_0x1287c40, C4<1>, C4<1>;
L_0x1287630 .functor OR 1, L_0x1287480, L_0x1287540, C4<0>, C4<0>;
L_0x1287740 .functor AND 1, L_0x1287900, L_0x1287c40, C4<1>, C4<1>;
L_0x12877f0 .functor OR 1, L_0x1287630, L_0x1287740, C4<0>, C4<0>;
v0x12835d0_0 .net *"_ivl_0", 0 0, L_0x12873a0;  1 drivers
v0x12836d0_0 .net *"_ivl_10", 0 0, L_0x1287740;  1 drivers
v0x12837b0_0 .net *"_ivl_4", 0 0, L_0x1287480;  1 drivers
v0x12838a0_0 .net *"_ivl_6", 0 0, L_0x1287540;  1 drivers
v0x1283980_0 .net *"_ivl_8", 0 0, L_0x1287630;  1 drivers
v0x1283ab0_0 .net "a", 0 0, L_0x1287900;  1 drivers
v0x1283b70_0 .net "b", 0 0, L_0x1287a30;  1 drivers
v0x1283c30_0 .net "cin", 0 0, L_0x1287c40;  1 drivers
v0x1283cf0_0 .net "cout", 0 0, L_0x12877f0;  1 drivers
v0x1283e40_0 .net "sum", 0 0, L_0x1287410;  1 drivers
S_0x12844e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x123a160;
 .timescale -12 -12;
E_0x1225ad0 .event anyedge, v0x1284dd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1284dd0_0;
    %nor/r;
    %assign/vec4 v0x1284dd0_0, 0;
    %wait E_0x1225ad0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1280910;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1225790;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1280cd0_0, 0;
    %assign/vec4 v0x1280c10_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x123a160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1284c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1284dd0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x123a160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1284c70_0;
    %inv;
    %store/vec4 v0x1284c70_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x123a160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1280b30_0, v0x1285120_0, v0x12851e0_0, v0x12852a0_0, v0x1284fe0_0, v0x1284f20_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x123a160;
T_5 ;
    %load/vec4 v0x1284d10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1284d10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1284d10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1284d10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1284d10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1284d10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1284d10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x123a160;
T_6 ;
    %wait E_0x1225790;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1284d10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1284d10_0, 4, 32;
    %load/vec4 v0x1285080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1284d10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1284d10_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1284d10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1284d10_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1284fe0_0;
    %load/vec4 v0x1284fe0_0;
    %load/vec4 v0x1284f20_0;
    %xor;
    %load/vec4 v0x1284fe0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1284d10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1284d10_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1284d10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1284d10_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/m2014_q4j/iter0/response0/top_module.sv";
