// Seed: 60918202
module module_0 (
    input wire id_0,
    input wor id_1,
    output wand id_2,
    input wire id_3,
    output tri0 id_4,
    input supply1 id_5,
    input supply0 id_6
);
  wire id_8;
  assign id_2 = 1;
  wire id_9;
  wire id_10;
  genvar id_11;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply1 id_5
    , id_18,
    output wire id_6,
    inout supply1 id_7,
    input wor id_8,
    output tri0 id_9,
    output uwire id_10,
    output wand id_11,
    input tri1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    input wire id_15,
    input wire id_16
);
  id_19 :
  assert property (@(id_8 or negedge 1 or 1 ? 1 - 1 ** 1 : 1) id_15)
  else;
  integer id_20;
  assign id_5 = id_0;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_4,
      id_6,
      id_2,
      id_13
  );
  assign modCall_1.type_3 = 0;
endmodule
