Loading plugins phase: Elapsed time ==> 0s.440ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\mikkel\Documents\PSoC Creator\Workspace08\motorstyring12.cydsn\motorstyring12.cyprj -d CY8C4245AXI-483 -s C:\Users\mikkel\Documents\PSoC Creator\Workspace08\motorstyring12.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.671ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.091ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  motorstyring12.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mikkel\Documents\PSoC Creator\Workspace08\motorstyring12.cydsn\motorstyring12.cyprj -dcpsoc3 motorstyring12.v -verilog
======================================================================

======================================================================
Compiling:  motorstyring12.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mikkel\Documents\PSoC Creator\Workspace08\motorstyring12.cydsn\motorstyring12.cyprj -dcpsoc3 motorstyring12.v -verilog
======================================================================

======================================================================
Compiling:  motorstyring12.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mikkel\Documents\PSoC Creator\Workspace08\motorstyring12.cydsn\motorstyring12.cyprj -dcpsoc3 -verilog motorstyring12.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Apr 18 17:36:48 2016


======================================================================
Compiling:  motorstyring12.v
Program  :   vpp
Options  :    -yv2 -q10 motorstyring12.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Apr 18 17:36:48 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'motorstyring12.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  motorstyring12.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mikkel\Documents\PSoC Creator\Workspace08\motorstyring12.cydsn\motorstyring12.cyprj -dcpsoc3 -verilog motorstyring12.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Apr 18 17:36:48 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mikkel\Documents\PSoC Creator\Workspace08\motorstyring12.cydsn\codegentemp\motorstyring12.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\mikkel\Documents\PSoC Creator\Workspace08\motorstyring12.cydsn\codegentemp\motorstyring12.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  motorstyring12.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mikkel\Documents\PSoC Creator\Workspace08\motorstyring12.cydsn\motorstyring12.cyprj -dcpsoc3 -verilog motorstyring12.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Apr 18 17:36:50 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mikkel\Documents\PSoC Creator\Workspace08\motorstyring12.cydsn\codegentemp\motorstyring12.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\mikkel\Documents\PSoC Creator\Workspace08\motorstyring12.cydsn\codegentemp\motorstyring12.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	Net_140
	Net_141
	Net_142
	\PWM_1:PWMUDB:MODULE_1:b_31\
	\PWM_1:PWMUDB:MODULE_1:b_30\
	\PWM_1:PWMUDB:MODULE_1:b_29\
	\PWM_1:PWMUDB:MODULE_1:b_28\
	\PWM_1:PWMUDB:MODULE_1:b_27\
	\PWM_1:PWMUDB:MODULE_1:b_26\
	\PWM_1:PWMUDB:MODULE_1:b_25\
	\PWM_1:PWMUDB:MODULE_1:b_24\
	\PWM_1:PWMUDB:MODULE_1:b_23\
	\PWM_1:PWMUDB:MODULE_1:b_22\
	\PWM_1:PWMUDB:MODULE_1:b_21\
	\PWM_1:PWMUDB:MODULE_1:b_20\
	\PWM_1:PWMUDB:MODULE_1:b_19\
	\PWM_1:PWMUDB:MODULE_1:b_18\
	\PWM_1:PWMUDB:MODULE_1:b_17\
	\PWM_1:PWMUDB:MODULE_1:b_16\
	\PWM_1:PWMUDB:MODULE_1:b_15\
	\PWM_1:PWMUDB:MODULE_1:b_14\
	\PWM_1:PWMUDB:MODULE_1:b_13\
	\PWM_1:PWMUDB:MODULE_1:b_12\
	\PWM_1:PWMUDB:MODULE_1:b_11\
	\PWM_1:PWMUDB:MODULE_1:b_10\
	\PWM_1:PWMUDB:MODULE_1:b_9\
	\PWM_1:PWMUDB:MODULE_1:b_8\
	\PWM_1:PWMUDB:MODULE_1:b_7\
	\PWM_1:PWMUDB:MODULE_1:b_6\
	\PWM_1:PWMUDB:MODULE_1:b_5\
	\PWM_1:PWMUDB:MODULE_1:b_4\
	\PWM_1:PWMUDB:MODULE_1:b_3\
	\PWM_1:PWMUDB:MODULE_1:b_2\
	\PWM_1:PWMUDB:MODULE_1:b_1\
	\PWM_1:PWMUDB:MODULE_1:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_1:Net_139\
	\PWM_1:Net_138\
	\PWM_1:Net_183\
	\PWM_1:Net_181\
	\PWM_2:PWMUDB:km_run\
	\PWM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2:PWMUDB:capt_rising\
	\PWM_2:PWMUDB:capt_falling\
	\PWM_2:PWMUDB:trig_rise\
	\PWM_2:PWMUDB:trig_fall\
	\PWM_2:PWMUDB:sc_kill\
	\PWM_2:PWMUDB:min_kill\
	\PWM_2:PWMUDB:db_tc\
	\PWM_2:PWMUDB:dith_sel\
	\PWM_2:PWMUDB:compare2\
	Net_152
	Net_153
	Net_154
	\PWM_2:PWMUDB:MODULE_2:b_31\
	\PWM_2:PWMUDB:MODULE_2:b_30\
	\PWM_2:PWMUDB:MODULE_2:b_29\
	\PWM_2:PWMUDB:MODULE_2:b_28\
	\PWM_2:PWMUDB:MODULE_2:b_27\
	\PWM_2:PWMUDB:MODULE_2:b_26\
	\PWM_2:PWMUDB:MODULE_2:b_25\
	\PWM_2:PWMUDB:MODULE_2:b_24\
	\PWM_2:PWMUDB:MODULE_2:b_23\
	\PWM_2:PWMUDB:MODULE_2:b_22\
	\PWM_2:PWMUDB:MODULE_2:b_21\
	\PWM_2:PWMUDB:MODULE_2:b_20\
	\PWM_2:PWMUDB:MODULE_2:b_19\
	\PWM_2:PWMUDB:MODULE_2:b_18\
	\PWM_2:PWMUDB:MODULE_2:b_17\
	\PWM_2:PWMUDB:MODULE_2:b_16\
	\PWM_2:PWMUDB:MODULE_2:b_15\
	\PWM_2:PWMUDB:MODULE_2:b_14\
	\PWM_2:PWMUDB:MODULE_2:b_13\
	\PWM_2:PWMUDB:MODULE_2:b_12\
	\PWM_2:PWMUDB:MODULE_2:b_11\
	\PWM_2:PWMUDB:MODULE_2:b_10\
	\PWM_2:PWMUDB:MODULE_2:b_9\
	\PWM_2:PWMUDB:MODULE_2:b_8\
	\PWM_2:PWMUDB:MODULE_2:b_7\
	\PWM_2:PWMUDB:MODULE_2:b_6\
	\PWM_2:PWMUDB:MODULE_2:b_5\
	\PWM_2:PWMUDB:MODULE_2:b_4\
	\PWM_2:PWMUDB:MODULE_2:b_3\
	\PWM_2:PWMUDB:MODULE_2:b_2\
	\PWM_2:PWMUDB:MODULE_2:b_1\
	\PWM_2:PWMUDB:MODULE_2:b_0\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_2:Net_139\
	\PWM_2:Net_138\
	\PWM_2:Net_183\
	\PWM_2:Net_181\
	\PWM_3:PWMUDB:km_run\
	\PWM_3:PWMUDB:ctrl_cmpmode2_2\
	\PWM_3:PWMUDB:ctrl_cmpmode2_1\
	\PWM_3:PWMUDB:ctrl_cmpmode2_0\
	\PWM_3:PWMUDB:ctrl_cmpmode1_2\
	\PWM_3:PWMUDB:ctrl_cmpmode1_1\
	\PWM_3:PWMUDB:ctrl_cmpmode1_0\
	\PWM_3:PWMUDB:capt_rising\
	\PWM_3:PWMUDB:capt_falling\
	\PWM_3:PWMUDB:trig_rise\
	\PWM_3:PWMUDB:trig_fall\
	\PWM_3:PWMUDB:sc_kill\
	\PWM_3:PWMUDB:min_kill\
	\PWM_3:PWMUDB:db_tc\
	\PWM_3:PWMUDB:dith_sel\
	\PWM_3:PWMUDB:compare2\
	Net_164
	Net_165
	Net_166
	\PWM_3:PWMUDB:MODULE_3:b_31\
	\PWM_3:PWMUDB:MODULE_3:b_30\
	\PWM_3:PWMUDB:MODULE_3:b_29\
	\PWM_3:PWMUDB:MODULE_3:b_28\
	\PWM_3:PWMUDB:MODULE_3:b_27\
	\PWM_3:PWMUDB:MODULE_3:b_26\
	\PWM_3:PWMUDB:MODULE_3:b_25\
	\PWM_3:PWMUDB:MODULE_3:b_24\
	\PWM_3:PWMUDB:MODULE_3:b_23\
	\PWM_3:PWMUDB:MODULE_3:b_22\
	\PWM_3:PWMUDB:MODULE_3:b_21\
	\PWM_3:PWMUDB:MODULE_3:b_20\
	\PWM_3:PWMUDB:MODULE_3:b_19\
	\PWM_3:PWMUDB:MODULE_3:b_18\
	\PWM_3:PWMUDB:MODULE_3:b_17\
	\PWM_3:PWMUDB:MODULE_3:b_16\
	\PWM_3:PWMUDB:MODULE_3:b_15\
	\PWM_3:PWMUDB:MODULE_3:b_14\
	\PWM_3:PWMUDB:MODULE_3:b_13\
	\PWM_3:PWMUDB:MODULE_3:b_12\
	\PWM_3:PWMUDB:MODULE_3:b_11\
	\PWM_3:PWMUDB:MODULE_3:b_10\
	\PWM_3:PWMUDB:MODULE_3:b_9\
	\PWM_3:PWMUDB:MODULE_3:b_8\
	\PWM_3:PWMUDB:MODULE_3:b_7\
	\PWM_3:PWMUDB:MODULE_3:b_6\
	\PWM_3:PWMUDB:MODULE_3:b_5\
	\PWM_3:PWMUDB:MODULE_3:b_4\
	\PWM_3:PWMUDB:MODULE_3:b_3\
	\PWM_3:PWMUDB:MODULE_3:b_2\
	\PWM_3:PWMUDB:MODULE_3:b_1\
	\PWM_3:PWMUDB:MODULE_3:b_0\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_3:Net_139\
	\PWM_3:Net_138\
	\PWM_3:Net_183\
	\PWM_3:Net_181\
	\PWM_4:PWMUDB:km_run\
	\PWM_4:PWMUDB:ctrl_cmpmode2_2\
	\PWM_4:PWMUDB:ctrl_cmpmode2_1\
	\PWM_4:PWMUDB:ctrl_cmpmode2_0\
	\PWM_4:PWMUDB:ctrl_cmpmode1_2\
	\PWM_4:PWMUDB:ctrl_cmpmode1_1\
	\PWM_4:PWMUDB:ctrl_cmpmode1_0\
	\PWM_4:PWMUDB:capt_rising\
	\PWM_4:PWMUDB:capt_falling\
	\PWM_4:PWMUDB:trig_rise\
	\PWM_4:PWMUDB:trig_fall\
	\PWM_4:PWMUDB:sc_kill\
	\PWM_4:PWMUDB:min_kill\
	\PWM_4:PWMUDB:db_tc\
	\PWM_4:PWMUDB:dith_sel\
	\PWM_4:PWMUDB:compare2\
	Net_178
	Net_179
	Net_180
	\PWM_4:PWMUDB:MODULE_4:b_31\
	\PWM_4:PWMUDB:MODULE_4:b_30\
	\PWM_4:PWMUDB:MODULE_4:b_29\
	\PWM_4:PWMUDB:MODULE_4:b_28\
	\PWM_4:PWMUDB:MODULE_4:b_27\
	\PWM_4:PWMUDB:MODULE_4:b_26\
	\PWM_4:PWMUDB:MODULE_4:b_25\
	\PWM_4:PWMUDB:MODULE_4:b_24\
	\PWM_4:PWMUDB:MODULE_4:b_23\
	\PWM_4:PWMUDB:MODULE_4:b_22\
	\PWM_4:PWMUDB:MODULE_4:b_21\
	\PWM_4:PWMUDB:MODULE_4:b_20\
	\PWM_4:PWMUDB:MODULE_4:b_19\
	\PWM_4:PWMUDB:MODULE_4:b_18\
	\PWM_4:PWMUDB:MODULE_4:b_17\
	\PWM_4:PWMUDB:MODULE_4:b_16\
	\PWM_4:PWMUDB:MODULE_4:b_15\
	\PWM_4:PWMUDB:MODULE_4:b_14\
	\PWM_4:PWMUDB:MODULE_4:b_13\
	\PWM_4:PWMUDB:MODULE_4:b_12\
	\PWM_4:PWMUDB:MODULE_4:b_11\
	\PWM_4:PWMUDB:MODULE_4:b_10\
	\PWM_4:PWMUDB:MODULE_4:b_9\
	\PWM_4:PWMUDB:MODULE_4:b_8\
	\PWM_4:PWMUDB:MODULE_4:b_7\
	\PWM_4:PWMUDB:MODULE_4:b_6\
	\PWM_4:PWMUDB:MODULE_4:b_5\
	\PWM_4:PWMUDB:MODULE_4:b_4\
	\PWM_4:PWMUDB:MODULE_4:b_3\
	\PWM_4:PWMUDB:MODULE_4:b_2\
	\PWM_4:PWMUDB:MODULE_4:b_1\
	\PWM_4:PWMUDB:MODULE_4:b_0\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_4:Net_139\
	\PWM_4:Net_138\
	\PWM_4:Net_183\
	\PWM_4:Net_181\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_3_2\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 528 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:Net_180\ to zero
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:Net_178\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to one
Aliasing \PWM_1:Net_186\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:Net_179\ to one
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:km_tc\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to one
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing \PWM_2:Net_180\ to zero
Aliasing \PWM_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_2:Net_178\ to zero
Aliasing \PWM_2:PWMUDB:trig_out\ to one
Aliasing \PWM_2:Net_186\ to zero
Aliasing \PWM_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_2:Net_179\ to one
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:km_tc\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill\ to one
Aliasing \PWM_2:PWMUDB:dith_count_1\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_0\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_2:PWMUDB:status_6\ to zero
Aliasing \PWM_2:PWMUDB:status_4\ to zero
Aliasing \PWM_2:PWMUDB:cmp2\ to zero
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cs_addr_0\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_2_net_0 to one
Aliasing \PWM_3:Net_180\ to zero
Aliasing \PWM_3:PWMUDB:hwCapture\ to zero
Aliasing \PWM_3:Net_178\ to zero
Aliasing \PWM_3:PWMUDB:trig_out\ to one
Aliasing \PWM_3:Net_186\ to zero
Aliasing \PWM_3:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_3:Net_179\ to one
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:km_tc\ to zero
Aliasing \PWM_3:PWMUDB:min_kill_reg\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:final_kill\ to one
Aliasing \PWM_3:PWMUDB:dith_count_1\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_0\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_3:PWMUDB:status_6\ to zero
Aliasing \PWM_3:PWMUDB:status_4\ to zero
Aliasing \PWM_3:PWMUDB:cmp2\ to zero
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:cs_addr_0\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_3:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_3_net_0 to one
Aliasing \PWM_4:Net_180\ to zero
Aliasing \PWM_4:PWMUDB:hwCapture\ to zero
Aliasing \PWM_4:Net_178\ to zero
Aliasing \PWM_4:PWMUDB:trig_out\ to one
Aliasing \PWM_4:Net_186\ to zero
Aliasing \PWM_4:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_4:Net_179\ to one
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\R\ to \PWM_4:PWMUDB:runmode_enable\\R\
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:km_tc\ to zero
Aliasing \PWM_4:PWMUDB:min_kill_reg\\R\ to \PWM_4:PWMUDB:runmode_enable\\R\
Aliasing \PWM_4:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:final_kill\ to one
Aliasing \PWM_4:PWMUDB:dith_count_1\\R\ to \PWM_4:PWMUDB:runmode_enable\\R\
Aliasing \PWM_4:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_4:PWMUDB:dith_count_0\\R\ to \PWM_4:PWMUDB:runmode_enable\\R\
Aliasing \PWM_4:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_4:PWMUDB:status_6\ to zero
Aliasing \PWM_4:PWMUDB:status_4\ to zero
Aliasing \PWM_4:PWMUDB:cmp2\ to zero
Aliasing \PWM_4:PWMUDB:cmp1_status_reg\\R\ to \PWM_4:PWMUDB:runmode_enable\\R\
Aliasing \PWM_4:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:cmp2_status_reg\\R\ to \PWM_4:PWMUDB:runmode_enable\\R\
Aliasing \PWM_4:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:final_kill_reg\\R\ to \PWM_4:PWMUDB:runmode_enable\\R\
Aliasing \PWM_4:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:cs_addr_0\ to \PWM_4:PWMUDB:runmode_enable\\R\
Aliasing \PWM_4:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_4:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_4_net_0 to one
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Aliasing \PWM_2:PWMUDB:prevCompare1\\D\ to \PWM_2:PWMUDB:pwm_temp\
Aliasing \PWM_2:PWMUDB:tc_i_reg\\D\ to \PWM_2:PWMUDB:status_2\
Aliasing \PWM_3:PWMUDB:prevCompare1\\D\ to \PWM_3:PWMUDB:pwm_temp\
Aliasing \PWM_3:PWMUDB:tc_i_reg\\D\ to \PWM_3:PWMUDB:status_2\
Aliasing \PWM_4:PWMUDB:prevCompare1\\D\ to \PWM_4:PWMUDB:pwm_temp\
Aliasing \PWM_4:PWMUDB:tc_i_reg\\D\ to \PWM_4:PWMUDB:status_2\
Removing Lhs of wire \PWM_1:Net_68\[5] = Net_16[1]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[18] = \PWM_1:PWMUDB:control_7\[10]
Removing Lhs of wire \PWM_1:Net_180\[26] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[29] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[30] = \PWM_1:PWMUDB:control_7\[10]
Removing Lhs of wire \PWM_1:Net_178\[32] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[35] = one[6]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[37] = zero[9]
Removing Lhs of wire \PWM_1:Net_186\[38] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[39] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[40] = \PWM_1:PWMUDB:runmode_enable\[36]
Removing Lhs of wire \PWM_1:Net_179\[43] = one[6]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[45] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[46] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:km_tc\[47] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[48] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[49] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[52] = one[6]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_1\[55] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\[294]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_1_0\[57] = \PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\[295]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[58] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[59] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[60] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[61] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[64] = zero[9]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[65] = \PWM_1:PWMUDB:final_kill_reg\[79]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[66] = zero[9]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[67] = \PWM_1:PWMUDB:fifo_full\[86]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[69] = \PWM_1:PWMUDB:cmp2_status_reg\[78]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[70] = \PWM_1:PWMUDB:cmp1_status_reg\[77]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[75] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[76] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[80] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[81] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[82] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[83] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[84] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[85] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[87] = \PWM_1:PWMUDB:tc_i\[42]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[88] = \PWM_1:PWMUDB:runmode_enable\[36]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[89] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[122] = \PWM_1:PWMUDB:cmp1_less\[93]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[127] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[129] = zero[9]
Removing Rhs of wire Net_13[132] = \PWM_1:PWMUDB:pwm_i_reg\[124]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[135] = \PWM_1:PWMUDB:cmp1\[73]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_23\[176] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_22\[177] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_21\[178] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_20\[179] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_19\[180] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_18\[181] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_17\[182] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_16\[183] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_15\[184] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_14\[185] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_13\[186] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_12\[187] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_11\[188] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_10\[189] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_9\[190] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_8\[191] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_7\[192] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_6\[193] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_5\[194] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_4\[195] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_3\[196] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_2\[197] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_1\[198] = \PWM_1:PWMUDB:MODIN1_1\[199]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_1\[199] = \PWM_1:PWMUDB:dith_count_1\[54]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:a_0\[200] = \PWM_1:PWMUDB:MODIN1_0\[201]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN1_0\[201] = \PWM_1:PWMUDB:dith_count_0\[56]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[333] = one[6]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[334] = one[6]
Removing Lhs of wire tmpOE__Pin_1_net_0[341] = one[6]
Removing Lhs of wire \PWM_2:Net_68\[351] = Net_57[347]
Removing Lhs of wire \PWM_2:PWMUDB:ctrl_enable\[362] = \PWM_2:PWMUDB:control_7\[354]
Removing Lhs of wire \PWM_2:Net_180\[370] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:hwCapture\[373] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:hwEnable\[374] = \PWM_2:PWMUDB:control_7\[354]
Removing Lhs of wire \PWM_2:Net_178\[376] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:trig_out\[379] = one[6]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\R\[381] = zero[9]
Removing Lhs of wire \PWM_2:Net_186\[382] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\S\[383] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:final_enable\[384] = \PWM_2:PWMUDB:runmode_enable\[380]
Removing Lhs of wire \PWM_2:Net_179\[387] = one[6]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\R\[389] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\S\[390] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:km_tc\[391] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\R\[392] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\S\[393] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill\[396] = one[6]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_1\[399] = \PWM_2:PWMUDB:MODULE_2:g2:a0:s_1\[638]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_0\[401] = \PWM_2:PWMUDB:MODULE_2:g2:a0:s_0\[639]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\R\[402] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\S\[403] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\R\[404] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\S\[405] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:status_6\[408] = zero[9]
Removing Rhs of wire \PWM_2:PWMUDB:status_5\[409] = \PWM_2:PWMUDB:final_kill_reg\[423]
Removing Lhs of wire \PWM_2:PWMUDB:status_4\[410] = zero[9]
Removing Rhs of wire \PWM_2:PWMUDB:status_3\[411] = \PWM_2:PWMUDB:fifo_full\[430]
Removing Rhs of wire \PWM_2:PWMUDB:status_1\[413] = \PWM_2:PWMUDB:cmp2_status_reg\[422]
Removing Rhs of wire \PWM_2:PWMUDB:status_0\[414] = \PWM_2:PWMUDB:cmp1_status_reg\[421]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status\[419] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2\[420] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\R\[424] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\S\[425] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\R\[426] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\S\[427] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\R\[428] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\S\[429] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_2\[431] = \PWM_2:PWMUDB:tc_i\[386]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_1\[432] = \PWM_2:PWMUDB:runmode_enable\[380]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_0\[433] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:compare1\[466] = \PWM_2:PWMUDB:cmp1_less\[437]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i\[471] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i\[473] = zero[9]
Removing Rhs of wire Net_42[476] = \PWM_2:PWMUDB:pwm_i_reg\[468]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_temp\[479] = \PWM_2:PWMUDB:cmp1\[417]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_23\[520] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_22\[521] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_21\[522] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_20\[523] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_19\[524] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_18\[525] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_17\[526] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_16\[527] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_15\[528] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_14\[529] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_13\[530] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_12\[531] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_11\[532] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_10\[533] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_9\[534] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_8\[535] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_7\[536] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_6\[537] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_5\[538] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_4\[539] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_3\[540] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_2\[541] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_1\[542] = \PWM_2:PWMUDB:MODIN2_1\[543]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN2_1\[543] = \PWM_2:PWMUDB:dith_count_1\[398]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_0\[544] = \PWM_2:PWMUDB:MODIN2_0\[545]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN2_0\[545] = \PWM_2:PWMUDB:dith_count_0\[400]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[677] = one[6]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[678] = one[6]
Removing Lhs of wire tmpOE__Pin_2_net_0[685] = one[6]
Removing Lhs of wire \PWM_3:Net_68\[695] = Net_110[691]
Removing Lhs of wire \PWM_3:PWMUDB:ctrl_enable\[706] = \PWM_3:PWMUDB:control_7\[698]
Removing Lhs of wire \PWM_3:Net_180\[714] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:hwCapture\[717] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:hwEnable\[718] = \PWM_3:PWMUDB:control_7\[698]
Removing Lhs of wire \PWM_3:Net_178\[720] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:trig_out\[723] = one[6]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\R\[725] = zero[9]
Removing Lhs of wire \PWM_3:Net_186\[726] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\S\[727] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:final_enable\[728] = \PWM_3:PWMUDB:runmode_enable\[724]
Removing Lhs of wire \PWM_3:Net_179\[731] = one[6]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\R\[733] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\S\[734] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:km_tc\[735] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\R\[736] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\S\[737] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill\[740] = one[6]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_1\[743] = \PWM_3:PWMUDB:MODULE_3:g2:a0:s_1\[982]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_3_0\[745] = \PWM_3:PWMUDB:MODULE_3:g2:a0:s_0\[983]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\R\[746] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\S\[747] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\R\[748] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\S\[749] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:status_6\[752] = zero[9]
Removing Rhs of wire \PWM_3:PWMUDB:status_5\[753] = \PWM_3:PWMUDB:final_kill_reg\[767]
Removing Lhs of wire \PWM_3:PWMUDB:status_4\[754] = zero[9]
Removing Rhs of wire \PWM_3:PWMUDB:status_3\[755] = \PWM_3:PWMUDB:fifo_full\[774]
Removing Rhs of wire \PWM_3:PWMUDB:status_1\[757] = \PWM_3:PWMUDB:cmp2_status_reg\[766]
Removing Rhs of wire \PWM_3:PWMUDB:status_0\[758] = \PWM_3:PWMUDB:cmp1_status_reg\[765]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status\[763] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2\[764] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\R\[768] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\S\[769] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\R\[770] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\S\[771] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\R\[772] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\S\[773] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_2\[775] = \PWM_3:PWMUDB:tc_i\[730]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_1\[776] = \PWM_3:PWMUDB:runmode_enable\[724]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_0\[777] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:compare1\[810] = \PWM_3:PWMUDB:cmp1_less\[781]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i\[815] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i\[817] = zero[9]
Removing Rhs of wire Net_83[820] = \PWM_3:PWMUDB:pwm_i_reg\[812]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_temp\[823] = \PWM_3:PWMUDB:cmp1\[761]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_23\[864] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_22\[865] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_21\[866] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_20\[867] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_19\[868] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_18\[869] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_17\[870] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_16\[871] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_15\[872] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_14\[873] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_13\[874] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_12\[875] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_11\[876] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_10\[877] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_9\[878] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_8\[879] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_7\[880] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_6\[881] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_5\[882] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_4\[883] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_3\[884] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_2\[885] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_1\[886] = \PWM_3:PWMUDB:MODIN3_1\[887]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN3_1\[887] = \PWM_3:PWMUDB:dith_count_1\[742]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:a_0\[888] = \PWM_3:PWMUDB:MODIN3_0\[889]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN3_0\[889] = \PWM_3:PWMUDB:dith_count_0\[744]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1021] = one[6]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1022] = one[6]
Removing Lhs of wire tmpOE__Pin_3_net_0[1029] = one[6]
Removing Lhs of wire \PWM_4:Net_68\[1039] = Net_175[1035]
Removing Lhs of wire \PWM_4:PWMUDB:ctrl_enable\[1050] = \PWM_4:PWMUDB:control_7\[1042]
Removing Lhs of wire \PWM_4:Net_180\[1058] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:hwCapture\[1061] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:hwEnable\[1062] = \PWM_4:PWMUDB:control_7\[1042]
Removing Lhs of wire \PWM_4:Net_178\[1064] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:trig_out\[1067] = one[6]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\R\[1069] = zero[9]
Removing Lhs of wire \PWM_4:Net_186\[1070] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\S\[1071] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:final_enable\[1072] = \PWM_4:PWMUDB:runmode_enable\[1068]
Removing Lhs of wire \PWM_4:Net_179\[1075] = one[6]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\R\[1077] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\S\[1078] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:km_tc\[1079] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\R\[1080] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\S\[1081] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill\[1084] = one[6]
Removing Lhs of wire \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_1\[1087] = \PWM_4:PWMUDB:MODULE_4:g2:a0:s_1\[1326]
Removing Lhs of wire \PWM_4:PWMUDB:add_vi_vv_MODGEN_4_0\[1089] = \PWM_4:PWMUDB:MODULE_4:g2:a0:s_0\[1327]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_1\\R\[1090] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_1\\S\[1091] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_0\\R\[1092] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_0\\S\[1093] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:status_6\[1096] = zero[9]
Removing Rhs of wire \PWM_4:PWMUDB:status_5\[1097] = \PWM_4:PWMUDB:final_kill_reg\[1111]
Removing Lhs of wire \PWM_4:PWMUDB:status_4\[1098] = zero[9]
Removing Rhs of wire \PWM_4:PWMUDB:status_3\[1099] = \PWM_4:PWMUDB:fifo_full\[1118]
Removing Rhs of wire \PWM_4:PWMUDB:status_1\[1101] = \PWM_4:PWMUDB:cmp2_status_reg\[1110]
Removing Rhs of wire \PWM_4:PWMUDB:status_0\[1102] = \PWM_4:PWMUDB:cmp1_status_reg\[1109]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status\[1107] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2\[1108] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\R\[1112] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\S\[1113] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\R\[1114] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\S\[1115] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\R\[1116] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\S\[1117] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_2\[1119] = \PWM_4:PWMUDB:tc_i\[1074]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_1\[1120] = \PWM_4:PWMUDB:runmode_enable\[1068]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_0\[1121] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:compare1\[1154] = \PWM_4:PWMUDB:cmp1_less\[1125]
Removing Lhs of wire \PWM_4:PWMUDB:pwm1_i\[1159] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:pwm2_i\[1161] = zero[9]
Removing Rhs of wire Net_136[1164] = \PWM_4:PWMUDB:pwm_i_reg\[1156]
Removing Lhs of wire \PWM_4:PWMUDB:pwm_temp\[1167] = \PWM_4:PWMUDB:cmp1\[1105]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_23\[1208] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_22\[1209] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_21\[1210] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_20\[1211] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_19\[1212] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_18\[1213] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_17\[1214] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_16\[1215] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_15\[1216] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_14\[1217] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_13\[1218] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_12\[1219] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_11\[1220] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_10\[1221] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_9\[1222] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_8\[1223] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_7\[1224] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_6\[1225] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_5\[1226] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_4\[1227] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_3\[1228] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_2\[1229] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_1\[1230] = \PWM_4:PWMUDB:MODIN4_1\[1231]
Removing Lhs of wire \PWM_4:PWMUDB:MODIN4_1\[1231] = \PWM_4:PWMUDB:dith_count_1\[1086]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:a_0\[1232] = \PWM_4:PWMUDB:MODIN4_0\[1233]
Removing Lhs of wire \PWM_4:PWMUDB:MODIN4_0\[1233] = \PWM_4:PWMUDB:dith_count_0\[1088]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1365] = one[6]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1366] = one[6]
Removing Lhs of wire tmpOE__Pin_4_net_0[1373] = one[6]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[1379] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[1380] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[1386] = \PWM_1:PWMUDB:cmp1\[73]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[1387] = \PWM_1:PWMUDB:cmp1_status\[74]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[1388] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[1390] = \PWM_1:PWMUDB:pwm_i\[125]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[1391] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[1392] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[1393] = \PWM_1:PWMUDB:status_2\[68]
Removing Lhs of wire \PWM_2:PWMUDB:prevCapture\\D\[1395] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:trig_last\\D\[1396] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:prevCompare1\\D\[1402] = \PWM_2:PWMUDB:cmp1\[417]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\D\[1403] = \PWM_2:PWMUDB:cmp1_status\[418]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\D\[1404] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_i_reg\\D\[1406] = \PWM_2:PWMUDB:pwm_i\[469]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i_reg\\D\[1407] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i_reg\\D\[1408] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:tc_i_reg\\D\[1409] = \PWM_2:PWMUDB:status_2\[412]
Removing Lhs of wire \PWM_3:PWMUDB:prevCapture\\D\[1411] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:trig_last\\D\[1412] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:prevCompare1\\D\[1418] = \PWM_3:PWMUDB:cmp1\[761]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\D\[1419] = \PWM_3:PWMUDB:cmp1_status\[762]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\D\[1420] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_i_reg\\D\[1422] = \PWM_3:PWMUDB:pwm_i\[813]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i_reg\\D\[1423] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i_reg\\D\[1424] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:tc_i_reg\\D\[1425] = \PWM_3:PWMUDB:status_2\[756]
Removing Lhs of wire \PWM_4:PWMUDB:prevCapture\\D\[1427] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:trig_last\\D\[1428] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:prevCompare1\\D\[1434] = \PWM_4:PWMUDB:cmp1\[1105]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\D\[1435] = \PWM_4:PWMUDB:cmp1_status\[1106]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\D\[1436] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:pwm_i_reg\\D\[1438] = \PWM_4:PWMUDB:pwm_i\[1157]
Removing Lhs of wire \PWM_4:PWMUDB:pwm1_i_reg\\D\[1439] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:pwm2_i_reg\\D\[1440] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:tc_i_reg\\D\[1441] = \PWM_4:PWMUDB:status_2\[1100]

------------------------------------------------------
Aliased 0 equations, 336 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:cmp1\' (cost = 0):
\PWM_2:PWMUDB:cmp1\ <= (\PWM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:cmp1\' (cost = 0):
\PWM_3:PWMUDB:cmp1\ <= (\PWM_3:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:cmp1\' (cost = 0):
\PWM_4:PWMUDB:cmp1\ <= (\PWM_4:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM_4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_4:PWMUDB:dith_count_1\ and \PWM_4:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_2:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_3:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:dith_count_1\)
	OR (not \PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM_4:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM_4:PWMUDB:dith_count_0\ and \PWM_4:PWMUDB:dith_count_1\)
	OR (not \PWM_4:PWMUDB:dith_count_1\ and \PWM_4:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 98 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_3:PWMUDB:final_capture\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_4:PWMUDB:final_capture\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_3:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_3:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_4:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_4:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[91] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[304] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[314] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[324] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:final_capture\[435] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[648] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[658] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[668] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:final_capture\[779] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[992] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1002] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1012] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:final_capture\[1123] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1336] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1346] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1356] = zero[9]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[1378] = one[6]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[1381] = \PWM_1:PWMUDB:control_7\[10]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[1383] = one[6]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[1389] = zero[9]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\D\[1394] = one[6]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\D\[1397] = \PWM_2:PWMUDB:control_7\[354]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\D\[1399] = one[6]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\D\[1405] = zero[9]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\D\[1410] = one[6]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\D\[1413] = \PWM_3:PWMUDB:control_7\[698]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\D\[1415] = one[6]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\D\[1421] = zero[9]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\D\[1426] = one[6]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\D\[1429] = \PWM_4:PWMUDB:control_7\[1042]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\D\[1431] = one[6]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\D\[1437] = zero[9]

------------------------------------------------------
Aliased 0 equations, 32 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\mikkel\Documents\PSoC Creator\Workspace08\motorstyring12.cydsn\motorstyring12.cyprj" -dcpsoc3 motorstyring12.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.044ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Monday, 18 April 2016 17:36:51
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mikkel\Documents\PSoC Creator\Workspace08\motorstyring12.cydsn\motorstyring12.cyprj -d CY8C4245AXI-483 motorstyring12.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:pwm2_i_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_PWM_1'. Fanout=1, Signal=Net_57_digital
    Digital Clock 1: Automatic-assigning  clock 'Clock_PWM_2'. Fanout=1, Signal=Net_110_digital
    Digital Clock 2: Automatic-assigning  clock 'Clock_PWM'. Fanout=1, Signal=Net_16_digital
    Digital Clock 3: Automatic-assigning  clock 'Clock_PWM_3'. Fanout=1, Signal=Net_175_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PWM_3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_4:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_3 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_3, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: Pin_1(0), Pin_2(0), Pin_3(0), Pin_4(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => Net_13 ,
            pad => Pin_1(0)_PAD );

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            input => Net_42 ,
            pad => Pin_2(0)_PAD );

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            input => Net_83 ,
            pad => Pin_3(0)_PAD );

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            input => Net_136 ,
            pad => Pin_4(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_4:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:tc_i\
        );
        Output = \PWM_4:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_13, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_13 (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_42, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_42 (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_110_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_110_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_110_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_83, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_110_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_83 (fanout=1)

    MacroCell: Name=\PWM_4:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_175_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\
        );
        Output = \PWM_4:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_4:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_175_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_4:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_175_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_4:PWMUDB:prevCompare1\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_136, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_175_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = Net_136 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_16_digital ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_57_digital ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_3:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_110_digital ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_3:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_4:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_175_digital ,
            cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_4:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_4:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_4:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_16_digital ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_57_digital ,
            status_3 => \PWM_2:PWMUDB:status_3\ ,
            status_2 => \PWM_2:PWMUDB:status_2\ ,
            status_0 => \PWM_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_110_digital ,
            status_3 => \PWM_3:PWMUDB:status_3\ ,
            status_2 => \PWM_3:PWMUDB:status_2\ ,
            status_0 => \PWM_3:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_4:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_175_digital ,
            status_3 => \PWM_4:PWMUDB:status_3\ ,
            status_2 => \PWM_4:PWMUDB:status_2\ ,
            status_0 => \PWM_4:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_16_digital ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_57_digital ,
            control_7 => \PWM_2:PWMUDB:control_7\ ,
            control_6 => \PWM_2:PWMUDB:control_6\ ,
            control_5 => \PWM_2:PWMUDB:control_5\ ,
            control_4 => \PWM_2:PWMUDB:control_4\ ,
            control_3 => \PWM_2:PWMUDB:control_3\ ,
            control_2 => \PWM_2:PWMUDB:control_2\ ,
            control_1 => \PWM_2:PWMUDB:control_1\ ,
            control_0 => \PWM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_110_digital ,
            control_7 => \PWM_3:PWMUDB:control_7\ ,
            control_6 => \PWM_3:PWMUDB:control_6\ ,
            control_5 => \PWM_3:PWMUDB:control_5\ ,
            control_4 => \PWM_3:PWMUDB:control_4\ ,
            control_3 => \PWM_3:PWMUDB:control_3\ ,
            control_2 => \PWM_3:PWMUDB:control_2\ ,
            control_1 => \PWM_3:PWMUDB:control_1\ ,
            control_0 => \PWM_3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_4:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_175_digital ,
            control_7 => \PWM_4:PWMUDB:control_7\ ,
            control_6 => \PWM_4:PWMUDB:control_6\ ,
            control_5 => \PWM_4:PWMUDB:control_5\ ,
            control_4 => \PWM_4:PWMUDB:control_4\ ,
            control_3 => \PWM_4:PWMUDB:control_3\ ,
            control_2 => \PWM_4:PWMUDB:control_2\ ,
            control_1 => \PWM_4:PWMUDB:control_1\ ,
            control_0 => \PWM_4:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    0 :    4 : 100.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :    6 :   30 :   36 : 16.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   20 :   12 :   32 : 62.50 %
  Unique P-terms              :   20 :   44 :   64 : 31.25 %
  Total P-terms               :   20 :      :      :        
  Datapath Cells              :    4 :    0 :    4 : 100.00 %
  Status Cells                :    4 :    0 :    4 : 100.00 %
    StatusI Registers         :    4 :      :      :        
  Control Cells               :    4 :    0 :    4 : 100.00 %
    Control Registers         :    4 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.075ms
Tech mapping phase: Elapsed time ==> 0s.120ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.2661700s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.537ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0013415 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.098ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            2.50
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 61, final cost is 61 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       5.00 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_4:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_175_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_4:PWMUDB:prevCompare1\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_4:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_175_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_136, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_175_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = Net_136 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_4:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_175_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\
        );
        Output = \PWM_4:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_4:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:tc_i\
        );
        Output = \PWM_4:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_4:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_175_digital ,
        cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_4:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_4:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_4:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_4:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_175_digital ,
        status_3 => \PWM_4:PWMUDB:status_3\ ,
        status_2 => \PWM_4:PWMUDB:status_2\ ,
        status_0 => \PWM_4:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_4:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_175_digital ,
        control_7 => \PWM_4:PWMUDB:control_7\ ,
        control_6 => \PWM_4:PWMUDB:control_6\ ,
        control_5 => \PWM_4:PWMUDB:control_5\ ,
        control_4 => \PWM_4:PWMUDB:control_4\ ,
        control_3 => \PWM_4:PWMUDB:control_3\ ,
        control_2 => \PWM_4:PWMUDB:control_2\ ,
        control_1 => \PWM_4:PWMUDB:control_1\ ,
        control_0 => \PWM_4:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_110_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_110_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_83, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_110_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_83 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_110_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_3:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_110_digital ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_3:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_110_digital ,
        status_3 => \PWM_3:PWMUDB:status_3\ ,
        status_2 => \PWM_3:PWMUDB:status_2\ ,
        status_0 => \PWM_3:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_110_digital ,
        control_7 => \PWM_3:PWMUDB:control_7\ ,
        control_6 => \PWM_3:PWMUDB:control_6\ ,
        control_5 => \PWM_3:PWMUDB:control_5\ ,
        control_4 => \PWM_3:PWMUDB:control_4\ ,
        control_3 => \PWM_3:PWMUDB:control_3\ ,
        control_2 => \PWM_3:PWMUDB:control_2\ ,
        control_1 => \PWM_3:PWMUDB:control_1\ ,
        control_0 => \PWM_3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_42, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_42 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_57_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_57_digital ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_57_digital ,
        status_3 => \PWM_2:PWMUDB:status_3\ ,
        status_2 => \PWM_2:PWMUDB:status_2\ ,
        status_0 => \PWM_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_57_digital ,
        control_7 => \PWM_2:PWMUDB:control_7\ ,
        control_6 => \PWM_2:PWMUDB:control_6\ ,
        control_5 => \PWM_2:PWMUDB:control_5\ ,
        control_4 => \PWM_2:PWMUDB:control_4\ ,
        control_3 => \PWM_2:PWMUDB:control_3\ ,
        control_2 => \PWM_2:PWMUDB:control_2\ ,
        control_1 => \PWM_2:PWMUDB:control_1\ ,
        control_0 => \PWM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_13, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_13 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_16_digital ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_16_digital ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_16_digital ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        input => Net_136 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        input => Net_42 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => Net_13 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        input => Net_83 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 4 is empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 ,
            udb_div_2 => dclk_to_genclk_2 ,
            udb_div_3 => dclk_to_genclk_3 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: empty
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: empty
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_57_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_110_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 ,
            gen_clk_out_2 => Net_16_digital ,
            gen_clk_in_2 => dclk_to_genclk_2 ,
            gen_clk_out_3 => Net_175_digital ,
            gen_clk_in_3 => dclk_to_genclk_3 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+------------
   0 |   0 |       |      NONE |    RES_PULL_DOWN | Pin_4(0) | In(Net_136)
     |   1 |       |      NONE |    RES_PULL_DOWN | Pin_2(0) | In(Net_42)
     |   2 |       |      NONE |    RES_PULL_DOWN | Pin_1(0) | In(Net_13)
     |   3 |       |      NONE |    RES_PULL_DOWN | Pin_3(0) | In(Net_83)
--------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 2s.609ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.428ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.051ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in motorstyring12_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.623ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.286ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.167ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.328ms
API generation phase: Elapsed time ==> 2s.455ms
Dependency generation phase: Elapsed time ==> 0s.039ms
Cleanup phase: Elapsed time ==> 0s.002ms
