--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.581ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.008 - 0.009)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y0.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y0.G1       net (fanout=1)        0.386   ftop/clkN210/locked_d
    SLICE_X60Y0.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.581ns (1.195ns logic, 0.386ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y0.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y0.BX       net (fanout=2)        0.639   ftop/clkN210/unlock2
    SLICE_X60Y0.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.833ns logic, 0.639ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y0.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y0.BX       net (fanout=2)        0.511   ftop/clkN210/unlock2
    SLICE_X60Y0.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.579ns logic, 0.511ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.178ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.009 - 0.008)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y0.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y0.G1       net (fanout=1)        0.309   ftop/clkN210/locked_d
    SLICE_X60Y0.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.178ns (0.869ns logic, 0.309ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X80Y35.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X80Y35.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X80Y35.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y0.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 245905 paths analyzed, 4661 endpoints analyzed, 1480 failing endpoints
 1480 timing errors detected. (1470 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.483ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.241ns (Levels of Logic = 18)
  Clock Path Skew:      -0.242ns (0.698 - 0.940)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y129.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X111Y129.F3    net (fanout=3)        1.046   ftop/gbe0/rxHdr_sV<64>
    SLICE_X111Y129.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y84.G1     net (fanout=69)       1.621   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X102Y84.F4     net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X102Y84.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     13.241ns (6.773ns logic, 6.468ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.225ns (Levels of Logic = 18)
  Clock Path Skew:      -0.242ns (0.698 - 0.940)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y129.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X111Y129.F2    net (fanout=3)        1.105   ftop/gbe0/rxHdr_sV<65>
    SLICE_X111Y129.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y84.G1     net (fanout=69)       1.621   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X102Y84.F4     net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X102Y84.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     13.225ns (6.698ns logic, 6.527ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.022ns (Levels of Logic = 18)
  Clock Path Skew:      -0.242ns (0.698 - 0.940)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y129.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X111Y129.F3    net (fanout=3)        1.046   ftop/gbe0/rxHdr_sV<64>
    SLICE_X111Y129.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X103Y85.G4     net (fanout=69)       1.524   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X103Y85.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<44>_SW0
    SLICE_X103Y85.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<44>_SW0/O
    SLICE_X103Y85.CLK    Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_44_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     13.022ns (6.664ns logic, 6.358ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_44 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.006ns (Levels of Logic = 18)
  Clock Path Skew:      -0.242ns (0.698 - 0.940)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y129.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X111Y129.F2    net (fanout=3)        1.105   ftop/gbe0/rxHdr_sV<65>
    SLICE_X111Y129.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X103Y85.G4     net (fanout=69)       1.524   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X103Y85.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<44>_SW0
    SLICE_X103Y85.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<44>_SW0/O
    SLICE_X103Y85.CLK    Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<44>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_44_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_44
    -------------------------------------------------  ---------------------------
    Total                                     13.006ns (6.589ns logic, 6.417ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.907ns (Levels of Logic = 18)
  Clock Path Skew:      -0.221ns (0.719 - 0.940)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y129.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X111Y129.F3    net (fanout=3)        1.046   ftop/gbe0/rxHdr_sV<64>
    SLICE_X111Y129.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X109Y84.G2     net (fanout=69)       1.410   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X109Y84.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<14>_SW0
    SLICE_X109Y84.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<14>_SW0/O
    SLICE_X109Y84.CLK    Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     12.907ns (6.664ns logic, 6.243ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.891ns (Levels of Logic = 18)
  Clock Path Skew:      -0.221ns (0.719 - 0.940)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y129.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X111Y129.F2    net (fanout=3)        1.105   ftop/gbe0/rxHdr_sV<65>
    SLICE_X111Y129.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X109Y84.G2     net (fanout=69)       1.410   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X109Y84.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<14>_SW0
    SLICE_X109Y84.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<14>_SW0/O
    SLICE_X109Y84.CLK    Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     12.891ns (6.589ns logic, 6.302ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_74 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.883ns (Levels of Logic = 16)
  Clock Path Skew:      -0.168ns (0.698 - 0.866)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_74 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y128.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<75>
                                                       ftop/gbe0/rxHdr_sV_74
    SLICE_X111Y131.G1    net (fanout=3)        0.965   ftop/gbe0/rxHdr_sV<74>
    SLICE_X111Y131.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y84.G1     net (fanout=69)       1.621   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X102Y84.F4     net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X102Y84.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.883ns (6.496ns logic, 6.387ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_1 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.773ns (Levels of Logic = 18)
  Clock Path Skew:      -0.265ns (0.698 - 0.963)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_1 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y129.XQ    Tcko                  0.495   ftop/gbe0/macAddress<1>
                                                       ftop/gbe0/macAddress_1
    SLICE_X111Y129.F1    net (fanout=2)        0.679   ftop/gbe0/macAddress<1>
    SLICE_X111Y129.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y84.G1     net (fanout=69)       1.621   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X102Y84.F4     net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X102Y84.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.773ns (6.672ns logic, 6.101ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.788ns (Levels of Logic = 18)
  Clock Path Skew:      -0.242ns (0.698 - 0.940)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y129.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X111Y129.F3    net (fanout=3)        1.046   ftop/gbe0/rxHdr_sV<64>
    SLICE_X111Y129.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y85.G2     net (fanout=69)       1.182   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y85.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<47>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<47>_SW0
    SLICE_X102Y85.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<47>_SW0/O
    SLICE_X102Y85.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<47>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_47_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_47
    -------------------------------------------------  ---------------------------
    Total                                     12.788ns (6.773ns logic, 6.015ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.772ns (Levels of Logic = 18)
  Clock Path Skew:      -0.242ns (0.698 - 0.940)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y129.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X111Y129.F2    net (fanout=3)        1.105   ftop/gbe0/rxHdr_sV<65>
    SLICE_X111Y129.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y85.G2     net (fanout=69)       1.182   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y85.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<47>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<47>_SW0
    SLICE_X102Y85.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<47>_SW0/O
    SLICE_X102Y85.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<47>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_47_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_47
    -------------------------------------------------  ---------------------------
    Total                                     12.772ns (6.698ns logic, 6.074ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.751ns (Levels of Logic = 18)
  Clock Path Skew:      -0.259ns (0.681 - 0.940)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y129.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X111Y129.F3    net (fanout=3)        1.046   ftop/gbe0/rxHdr_sV<64>
    SLICE_X111Y129.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y88.G3     net (fanout=69)       1.131   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y88.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<39>_SW0
    SLICE_X102Y88.F4     net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<39>_SW0/O
    SLICE_X102Y88.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     12.751ns (6.773ns logic, 5.978ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_72 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.752ns (Levels of Logic = 16)
  Clock Path Skew:      -0.242ns (0.698 - 0.940)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_72 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y129.YQ    Tcko                  0.524   ftop/gbe0/rxHdr_sV<73>
                                                       ftop/gbe0/rxHdr_sV_72
    SLICE_X111Y131.F4    net (fanout=3)        0.889   ftop/gbe0/rxHdr_sV<72>
    SLICE_X111Y131.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y84.G1     net (fanout=69)       1.621   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X102Y84.F4     net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X102Y84.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.752ns (6.441ns logic, 6.311ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.735ns (Levels of Logic = 18)
  Clock Path Skew:      -0.259ns (0.681 - 0.940)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y129.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X111Y129.F2    net (fanout=3)        1.105   ftop/gbe0/rxHdr_sV<65>
    SLICE_X111Y129.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y88.G3     net (fanout=69)       1.131   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y88.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<39>_SW0
    SLICE_X102Y88.F4     net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<39>_SW0/O
    SLICE_X102Y88.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     12.735ns (6.698ns logic, 6.037ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/macAddress_12 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.683ns (Levels of Logic = 15)
  Clock Path Skew:      -0.301ns (0.698 - 0.999)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/macAddress_12 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y132.YQ    Tcko                  0.596   ftop/gbe0/macAddress<13>
                                                       ftop/gbe0/macAddress_12
    SLICE_X111Y132.F1    net (fanout=2)        0.878   ftop/gbe0/macAddress<12>
    SLICE_X111Y132.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y84.G1     net (fanout=69)       1.621   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X102Y84.F4     net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X102Y84.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.683ns (6.383ns logic, 6.300ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.740ns (Levels of Logic = 18)
  Clock Path Skew:      -0.242ns (0.698 - 0.940)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_67 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y128.XQ    Tcko                  0.495   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_67
    SLICE_X111Y129.G1    net (fanout=3)        0.663   ftop/gbe0/rxHdr_sV<67>
    SLICE_X111Y129.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y84.G1     net (fanout=69)       1.621   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X102Y84.F4     net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X102Y84.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.740ns (6.655ns logic, 6.085ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_72 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.677ns (Levels of Logic = 18)
  Clock Path Skew:      -0.278ns (0.662 - 0.940)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y129.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X111Y129.F3    net (fanout=3)        1.046   ftop/gbe0/rxHdr_sV<64>
    SLICE_X111Y129.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X100Y89.G1     net (fanout=69)       1.071   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X100Y89.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<72>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<72>_SW0
    SLICE_X100Y89.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<72>_SW0/O
    SLICE_X100Y89.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<72>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_72_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_72
    -------------------------------------------------  ---------------------------
    Total                                     12.677ns (6.773ns logic, 5.904ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_66 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.708ns (Levels of Logic = 18)
  Clock Path Skew:      -0.242ns (0.698 - 0.940)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_66 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y128.YQ    Tcko                  0.524   ftop/gbe0/rxHdr_sV<67>
                                                       ftop/gbe0/rxHdr_sV_66
    SLICE_X111Y129.G2    net (fanout=3)        0.602   ftop/gbe0/rxHdr_sV<66>
    SLICE_X111Y129.COUT  Topcyg                1.009   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X102Y84.G1     net (fanout=69)       1.621   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X102Y84.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0
    SLICE_X102Y84.F4     net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<50>_SW0/O
    SLICE_X102Y84.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<50>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_50
    -------------------------------------------------  ---------------------------
    Total                                     12.708ns (6.684ns logic, 6.024ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_59 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.722ns (Levels of Logic = 18)
  Clock Path Skew:      -0.221ns (0.719 - 0.940)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y129.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X111Y129.F3    net (fanout=3)        1.046   ftop/gbe0/rxHdr_sV<64>
    SLICE_X111Y129.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X109Y85.G1     net (fanout=69)       1.224   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X109Y85.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<59>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<59>_SW0
    SLICE_X109Y85.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<59>_SW0/O
    SLICE_X109Y85.CLK    Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<59>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_59_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_59
    -------------------------------------------------  ---------------------------
    Total                                     12.722ns (6.664ns logic, 6.058ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_49 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.681ns (Levels of Logic = 18)
  Clock Path Skew:      -0.259ns (0.681 - 0.940)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y129.YQ    Tcko                  0.596   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X111Y129.F3    net (fanout=3)        1.046   ftop/gbe0/rxHdr_sV<64>
    SLICE_X111Y129.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X103Y89.G2     net (fanout=69)       1.183   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X103Y89.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<49>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<49>_SW0
    SLICE_X103Y89.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<49>_SW0/O
    SLICE_X103Y89.CLK    Tfck                  0.602   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<49>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_49_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_49
    -------------------------------------------------  ---------------------------
    Total                                     12.681ns (6.664ns logic, 6.017ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_72 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.661ns (Levels of Logic = 18)
  Clock Path Skew:      -0.278ns (0.662 - 0.940)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_65 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y129.XQ    Tcko                  0.521   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_65
    SLICE_X111Y129.F2    net (fanout=3)        1.105   ftop/gbe0/rxHdr_sV<65>
    SLICE_X111Y129.COUT  Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<1>
    SLICE_X111Y130.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y131.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y132.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y133.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y134.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y135.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y136.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y137.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y138.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y139.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.CIN   net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y140.COUT  Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.G1    net (fanout=3)        0.936   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X108Y128.Y     Tilo                  0.616   ftop/gbe0/N72
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X108Y128.F4    net (fanout=3)        0.065   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X108Y128.X     Tilo                  0.601   ftop/gbe0/N72
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp_SW0
    SLICE_X106Y93.G4     net (fanout=2)        2.175   ftop/gbe0/N72
    SLICE_X106Y93.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/d1di
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ1
    SLICE_X104Y86.G3     net (fanout=7)        0.590   ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X104Y86.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X100Y89.G1     net (fanout=69)       1.071   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X100Y89.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<72>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<72>_SW0
    SLICE_X100Y89.F3     net (fanout=1)        0.021   ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<72>_SW0/O
    SLICE_X100Y89.CLK    Tfck                  0.656   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<72>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_72_rstpot
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_72
    -------------------------------------------------  ---------------------------
    Total                                     12.661ns (6.698ns logic, 5.963ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.909ns (Levels of Logic = 0)
  Clock Path Skew:      6.196ns (6.931 - 0.735)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y175.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X99Y193.BX     net (fanout=1)        0.697   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X99Y193.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.909ns (1.212ns logic, 0.697ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.922ns (Levels of Logic = 0)
  Clock Path Skew:      6.181ns (6.924 - 0.743)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y170.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X98Y191.BX     net (fanout=1)        0.670   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X98Y191.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (1.252ns logic, 0.670ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.039ns (Levels of Logic = 0)
  Clock Path Skew:      6.197ns (6.903 - 0.706)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y175.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X97Y191.BX     net (fanout=1)        0.827   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X97Y191.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (1.212ns logic, 0.827ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.096ns (Levels of Logic = 0)
  Clock Path Skew:      6.248ns (6.976 - 0.728)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y176.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X102Y191.BX    net (fanout=1)        0.844   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X102Y191.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      2.096ns (1.252ns logic, 0.844ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.181ns (Levels of Logic = 0)
  Clock Path Skew:      6.248ns (6.976 - 0.728)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y177.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X102Y191.BY    net (fanout=1)        0.894   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X102Y191.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (1.287ns logic, 0.894ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.119ns (Levels of Logic = 0)
  Clock Path Skew:      6.184ns (6.924 - 0.740)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y172.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X98Y191.BY     net (fanout=1)        0.832   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X98Y191.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.119ns (1.287ns logic, 0.832ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.143ns (Levels of Logic = 0)
  Clock Path Skew:      6.188ns (6.931 - 0.743)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y171.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X99Y193.BY     net (fanout=1)        0.871   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X99Y193.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.143ns (1.272ns logic, 0.871ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.969ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.231ns (Levels of Logic = 0)
  Clock Path Skew:      6.200ns (6.903 - 0.703)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y176.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X97Y191.BY     net (fanout=1)        0.959   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X97Y191.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.231ns (1.272ns logic, 0.959ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.889ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.308ns (Levels of Logic = 0)
  Clock Path Skew:      6.197ns (6.903 - 0.706)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y174.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X97Y190.BY     net (fanout=1)        1.036   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X97Y190.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.308ns (1.272ns logic, 1.036ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.971ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.239ns (Levels of Logic = 0)
  Clock Path Skew:      6.210ns (6.903 - 0.693)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y181.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X97Y190.BX     net (fanout=1)        4.027   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X97Y190.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.239ns (1.212ns logic, 4.027ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.105 - 0.089)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y108.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X108Y109.BX    net (fanout=2)        0.292   ftop/gbe0/rxDCPMesg<25>
    SLICE_X108Y109.CLK   Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.244ns logic, 0.292ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.105 - 0.089)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y108.YQ    Tcko                  0.419   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X108Y109.BY    net (fanout=2)        0.317   ftop/gbe0/rxDCPMesg<24>
    SLICE_X108Y109.CLK   Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.289ns logic, 0.317ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.655ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/full_reg (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/empty_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.183ns (0.852 - 0.669)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/full_reg to ftop/gbe0/dcp_dcp_cpReqF/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y73.XQ     Tcko                  0.417   ftop/gbe0/dcp_dcp_cpReqF_FULL_N
                                                       ftop/gbe0/dcp_dcp_cpReqF/full_reg
    SLICE_X107Y70.BX     net (fanout=6)        0.339   ftop/gbe0/dcp_dcp_cpReqF_FULL_N
    SLICE_X107Y70.CLK    Tckdi       (-Th)    -0.082   ftop/gbe0/dcp_dcp_cpReqF_EMPTY_N
                                                       ftop/gbe0/dcp_dcp_cpReqF/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.499ns logic, 0.339ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.699ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_25 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.406 - 0.331)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_25 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y66.XQ      Tcko                  0.396   ftop/gbe0/dcp_cpRespAF_dD_OUT<25>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_25
    SLICE_X93Y67.BX      net (fanout=2)        0.316   ftop/gbe0/dcp_cpRespAF_dD_OUT<25>
    SLICE_X93Y67.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<25>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_7 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 0)
  Clock Path Skew:      0.119ns (0.371 - 0.252)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_7 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y63.XQ      Tcko                  0.396   ftop/gbe0/dcp_cpRespAF_dD_OUT<7>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_7
    SLICE_X90Y64.BX      net (fanout=2)        0.332   ftop/gbe0/dcp_cpRespAF_dD_OUT<7>
    SLICE_X90Y64.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<7>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.498ns logic, 0.332ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_21 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.508 - 0.417)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_21 to ftop/gbe0/rxDCPMesg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y113.XQ    Tcko                  0.417   ftop/gbe0/rxDCPMesg<21>
                                                       ftop/gbe0/rxDCPMesg_21
    SLICE_X110Y113.BX    net (fanout=3)        0.292   ftop/gbe0/rxDCPMesg<21>
    SLICE_X110Y113.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/rxDCPMesg<29>
                                                       ftop/gbe0/rxDCPMesg_29
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.519ns logic, 0.292ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.730ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_11 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.448 - 0.369)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_11 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y68.XQ      Tcko                  0.417   ftop/gbe0/dcp_cpRespAF_dD_OUT<11>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_11
    SLICE_X97Y68.BX      net (fanout=2)        0.330   ftop/gbe0/dcp_cpRespAF_dD_OUT<11>
    SLICE_X97Y68.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<11>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.479ns logic, 0.330ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqAF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.024 - 0.020)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqAF/sSyncReg1_1 to ftop/gbe0/dcp_cpReqAF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y50.XQ      Tcko                  0.396   ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>
                                                       ftop/gbe0/dcp_cpReqAF/sSyncReg1_1
    SLICE_X99Y51.BX      net (fanout=1)        0.287   ftop/gbe0/dcp_cpReqAF/sSyncReg1<1>
    SLICE_X99Y51.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpReqAF/sDeqPtr<1>
                                                       ftop/gbe0/dcp_cpReqAF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.781ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.343 - 0.304)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y187.XQ    Tcko                  0.417   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/sSyncReg1_3
    SLICE_X99Y187.BX     net (fanout=1)        0.302   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X99Y187.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.781ns (0.479ns logic, 0.302ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dSyncReg1_1 to ftop/gbe0/dcp_cpRespAF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y55.XQ      Tcko                  0.396   ftop/gbe0/dcp_cpRespAF/dSyncReg1<1>
                                                       ftop/gbe0/dcp_cpRespAF/dSyncReg1_1
    SLICE_X93Y54.BX      net (fanout=1)        0.287   ftop/gbe0/dcp_cpRespAF/dSyncReg1<1>
    SLICE_X93Y54.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpRespAF/dEnqPtr<1>
                                                       ftop/gbe0/dcp_cpRespAF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X96Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X96Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X96Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X96Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X98Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X98Y184.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X96Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X96Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X96Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X96Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X108Y123.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X108Y123.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<11>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_11/SR
  Location pin: SLICE_X94Y7.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<11>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_11/SR
  Location pin: SLICE_X94Y7.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<11>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_10/SR
  Location pin: SLICE_X94Y7.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<11>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_10/SR
  Location pin: SLICE_X94Y7.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<13>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_13/SR
  Location pin: SLICE_X100Y11.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<13>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_13/SR
  Location pin: SLICE_X100Y11.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<13>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_12/SR
  Location pin: SLICE_X100Y11.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn<13>/SR
  Logical resource: ftop/gbe0/txEgressCntCP/sDataSyncIn_12/SR
  Location pin: SLICE_X100Y11.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.829ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.653ns (Levels of Logic = 5)
  Clock Path Skew:      -0.176ns (0.575 - 0.751)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y169.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X108Y169.G1    net (fanout=3)        0.830   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X108Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.F2    net (fanout=1)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y144.G4    net (fanout=4)        1.391   ftop/gbe0/gmac/N31
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y138.G4    net (fanout=9)        0.815   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y138.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X110Y122.BY    net (fanout=1)        1.257   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X110Y122.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.653ns (2.801ns logic, 4.852ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.652ns (Levels of Logic = 5)
  Clock Path Skew:      -0.176ns (0.575 - 0.751)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y169.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X108Y169.G1    net (fanout=3)        0.830   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X108Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.F2    net (fanout=1)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y144.G4    net (fanout=4)        1.391   ftop/gbe0/gmac/N31
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y138.G4    net (fanout=9)        0.815   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y138.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X110Y122.BY    net (fanout=1)        1.257   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X110Y122.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.652ns (2.800ns logic, 4.852ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.612ns (Levels of Logic = 5)
  Clock Path Skew:      -0.207ns (0.544 - 0.751)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y169.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X108Y169.G1    net (fanout=3)        0.830   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X108Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.F2    net (fanout=1)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y144.G4    net (fanout=4)        1.391   ftop/gbe0/gmac/N31
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y138.F3    net (fanout=9)        0.999   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y138.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y122.BY    net (fanout=1)        1.047   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y122.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.612ns (2.786ns logic, 4.826ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.611ns (Levels of Logic = 5)
  Clock Path Skew:      -0.207ns (0.544 - 0.751)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y169.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X108Y169.G1    net (fanout=3)        0.830   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X108Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.F2    net (fanout=1)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y144.G4    net (fanout=4)        1.391   ftop/gbe0/gmac/N31
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y138.F3    net (fanout=9)        0.999   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y138.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y122.BY    net (fanout=1)        1.047   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y122.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.611ns (2.785ns logic, 4.826ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.630 - 0.681)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y147.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X103Y165.F1    net (fanout=5)        1.654   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X103Y165.X     Tilo                  0.562   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X108Y165.F2    net (fanout=1)        0.521   ftop/gbe0/gmac/N20
    SLICE_X108Y165.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X113Y177.G4    net (fanout=14)       1.112   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X113Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X113Y177.F4    net (fanout=2)        0.041   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y180.CE    net (fanout=2)        1.423   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y180.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      7.713ns (2.962ns logic, 4.751ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.630 - 0.681)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y147.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X103Y165.F1    net (fanout=5)        1.654   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X103Y165.X     Tilo                  0.562   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X108Y165.F2    net (fanout=1)        0.521   ftop/gbe0/gmac/N20
    SLICE_X108Y165.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X113Y177.G4    net (fanout=14)       1.112   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X113Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X113Y177.F4    net (fanout=2)        0.041   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y180.CE    net (fanout=2)        1.423   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y180.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      7.713ns (2.962ns logic, 4.751ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.673ns (Levels of Logic = 4)
  Clock Path Skew:      -0.041ns (0.640 - 0.681)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y147.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X103Y165.F1    net (fanout=5)        1.654   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X103Y165.X     Tilo                  0.562   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X108Y165.F2    net (fanout=1)        0.521   ftop/gbe0/gmac/N20
    SLICE_X108Y165.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X113Y177.G4    net (fanout=14)       1.112   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X113Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X112Y175.F2    net (fanout=2)        0.315   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X112Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X111Y171.CE    net (fanout=1)        1.070   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X111Y171.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.673ns (3.001ns logic, 4.672ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.477ns (Levels of Logic = 5)
  Clock Path Skew:      -0.175ns (0.576 - 0.751)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y169.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X108Y169.G1    net (fanout=3)        0.830   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X108Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.F2    net (fanout=1)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y144.G4    net (fanout=4)        1.391   ftop/gbe0/gmac/N31
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y141.F3    net (fanout=9)        0.530   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y141.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X110Y124.BY    net (fanout=1)        1.420   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X110Y124.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.477ns (2.747ns logic, 4.730ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.476ns (Levels of Logic = 5)
  Clock Path Skew:      -0.175ns (0.576 - 0.751)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y169.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X108Y169.G1    net (fanout=3)        0.830   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X108Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.F2    net (fanout=1)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y144.G4    net (fanout=4)        1.391   ftop/gbe0/gmac/N31
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X107Y141.F3    net (fanout=9)        0.530   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X107Y141.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X110Y124.BY    net (fanout=1)        1.420   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X110Y124.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.476ns (2.746ns logic, 4.730ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.390ns (Levels of Logic = 5)
  Clock Path Skew:      -0.195ns (0.575 - 0.770)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y168.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y169.G3    net (fanout=3)        0.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.F2    net (fanout=1)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y144.G4    net (fanout=4)        1.391   ftop/gbe0/gmac/N31
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y138.G4    net (fanout=9)        0.815   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y138.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X110Y122.BY    net (fanout=1)        1.257   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X110Y122.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.390ns (2.775ns logic, 4.615ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.389ns (Levels of Logic = 5)
  Clock Path Skew:      -0.195ns (0.575 - 0.770)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y168.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y169.G3    net (fanout=3)        0.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.F2    net (fanout=1)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y144.G4    net (fanout=4)        1.391   ftop/gbe0/gmac/N31
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y138.G4    net (fanout=9)        0.815   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y138.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X110Y122.BY    net (fanout=1)        1.257   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X110Y122.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.389ns (2.774ns logic, 4.615ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.349ns (Levels of Logic = 5)
  Clock Path Skew:      -0.226ns (0.544 - 0.770)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y168.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y169.G3    net (fanout=3)        0.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.F2    net (fanout=1)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y144.G4    net (fanout=4)        1.391   ftop/gbe0/gmac/N31
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y138.F3    net (fanout=9)        0.999   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y138.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y122.BY    net (fanout=1)        1.047   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y122.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.349ns (2.760ns logic, 4.589ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.348ns (Levels of Logic = 5)
  Clock Path Skew:      -0.226ns (0.544 - 0.770)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y168.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X108Y169.G3    net (fanout=3)        0.593   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X108Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.F2    net (fanout=1)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y144.G4    net (fanout=4)        1.391   ftop/gbe0/gmac/N31
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y138.F3    net (fanout=9)        0.999   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y138.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y122.BY    net (fanout=1)        1.047   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y122.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.348ns (2.759ns logic, 4.589ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.300ns (Levels of Logic = 4)
  Clock Path Skew:      -0.266ns (0.485 - 0.751)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y169.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X108Y169.G1    net (fanout=3)        0.830   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X108Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.F2    net (fanout=1)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y159.G4    net (fanout=4)        0.844   ftop/gbe0/gmac/N31
    SLICE_X102Y159.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y165.G1    net (fanout=34)       0.621   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y165.Y     Tilo                  0.561   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y161.CE     net (fanout=18)       1.415   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y161.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      7.300ns (3.031ns logic, 4.269ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.300ns (Levels of Logic = 4)
  Clock Path Skew:      -0.266ns (0.485 - 0.751)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y169.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X108Y169.G1    net (fanout=3)        0.830   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X108Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.F2    net (fanout=1)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X102Y159.G4    net (fanout=4)        0.844   ftop/gbe0/gmac/N31
    SLICE_X102Y159.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y165.G1    net (fanout=34)       0.621   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y165.Y     Tilo                  0.561   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y161.CE     net (fanout=18)       1.415   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y161.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      7.300ns (3.031ns logic, 4.269ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.502ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.626 - 0.681)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y147.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X103Y165.F1    net (fanout=5)        1.654   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X103Y165.X     Tilo                  0.562   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X108Y165.F2    net (fanout=1)        0.521   ftop/gbe0/gmac/N20
    SLICE_X108Y165.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X113Y177.G4    net (fanout=14)       1.112   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X113Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X113Y177.F4    net (fanout=2)        0.041   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y182.CE    net (fanout=2)        1.212   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y182.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      7.502ns (2.962ns logic, 4.540ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.502ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.626 - 0.681)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y147.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X103Y165.F1    net (fanout=5)        1.654   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X103Y165.X     Tilo                  0.562   ftop/gbe0/gmac/N20
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X108Y165.F2    net (fanout=1)        0.521   ftop/gbe0/gmac/N20
    SLICE_X108Y165.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X113Y177.G4    net (fanout=14)       1.112   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X113Y177.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X113Y177.F4    net (fanout=2)        0.041   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X113Y177.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y182.CE    net (fanout=2)        1.212   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y182.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      7.502ns (2.962ns logic, 4.540ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.356ns (Levels of Logic = 5)
  Clock Path Skew:      -0.195ns (0.575 - 0.770)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X108Y169.G2    net (fanout=3)        0.458   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X108Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.F2    net (fanout=1)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y144.G4    net (fanout=4)        1.391   ftop/gbe0/gmac/N31
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y138.G4    net (fanout=9)        0.815   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y138.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X110Y122.BY    net (fanout=1)        1.257   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X110Y122.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.356ns (2.876ns logic, 4.480ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.355ns (Levels of Logic = 5)
  Clock Path Skew:      -0.195ns (0.575 - 0.770)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X108Y169.G2    net (fanout=3)        0.458   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X108Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.F2    net (fanout=1)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y144.G4    net (fanout=4)        1.391   ftop/gbe0/gmac/N31
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y138.G4    net (fanout=9)        0.815   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y138.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X110Y122.BY    net (fanout=1)        1.257   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X110Y122.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.355ns (2.875ns logic, 4.480ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.315ns (Levels of Logic = 5)
  Clock Path Skew:      -0.226ns (0.544 - 0.770)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y168.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X108Y169.G2    net (fanout=3)        0.458   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X108Y169.Y     Tilo                  0.616   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.F2    net (fanout=1)        0.559   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X105Y169.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X103Y144.G4    net (fanout=4)        1.391   ftop/gbe0/gmac/N31
    SLICE_X103Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X106Y138.F3    net (fanout=9)        0.999   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X106Y138.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X104Y122.BY    net (fanout=1)        1.047   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X104Y122.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.315ns (2.861ns logic, 4.454ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.742ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.015 - 0.016)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y142.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X99Y145.BX     net (fanout=1)        0.284   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X99Y145.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.458ns logic, 0.284ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.027 - 0.022)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y134.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X103Y134.BX    net (fanout=2)        0.301   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X103Y134.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.479ns logic, 0.301ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y150.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X100Y151.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X100Y151.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.825ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.012 - 0.011)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y149.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X100Y148.BX    net (fanout=4)        0.328   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X100Y148.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.498ns logic, 0.328ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.015 - 0.016)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y142.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X99Y145.BY     net (fanout=1)        0.284   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X99Y145.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.541ns logic, 0.284ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.835ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.026 - 0.023)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y157.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X96Y156.BX     net (fanout=2)        0.319   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X96Y156.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.519ns logic, 0.319ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.850ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.028 - 0.024)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y171.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X107Y170.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X107Y170.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.896ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.985ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.394 - 0.305)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y140.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X104Y140.BX    net (fanout=2)        0.487   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X104Y140.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.985ns (0.498ns logic, 0.487ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.912ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y153.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X101Y152.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X101Y152.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_14 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.041 - 0.038)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_14 to ftop/gbe0/gmac/rxRS_rxPipe_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y163.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_14
    SLICE_X96Y161.BY     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<14>
    SLICE_X96Y161.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.614ns logic, 0.310ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.926ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y150.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X100Y151.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X100Y151.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.614ns logic, 0.313ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.934ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y159.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X96Y158.BX     net (fanout=2)        0.415   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X96Y158.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.934ns (0.519ns logic, 0.415ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.930ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.041 - 0.038)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y163.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X96Y161.BX     net (fanout=2)        0.414   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X96Y161.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.519ns logic, 0.414ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.935ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.027 - 0.022)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y134.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_36
    SLICE_X103Y134.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<36>
    SLICE_X103Y134.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.599ns logic, 0.341ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.941ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.449 - 0.364)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxDVD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y170.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y168.CE    net (fanout=20)       0.607   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y168.CLK   Tckce       (-Th)     0.000   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.419ns logic, 0.607ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.953ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.958ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y159.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_8
    SLICE_X96Y158.BY     net (fanout=2)        0.344   ftop/gbe0/gmac/rxRS_rxPipe<8>
    SLICE_X96Y158.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.958ns (0.614ns logic, 0.344ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.982ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.985ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.026 - 0.023)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y157.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X96Y156.BY     net (fanout=2)        0.371   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X96Y156.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.985ns (0.614ns logic, 0.371ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxActive (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.084ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.449 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxActive to ftop/gbe0/gmac/rxRS_rxAPipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y171.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X109Y168.G4    net (fanout=6)        0.259   ftop/gbe0/gmac/rxRS_rxActive
    SLICE_X109Y168.CLK   Tckg        (-Th)    -0.406   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_D_IN<0>1
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    -------------------------------------------------  ---------------------------
    Total                                      1.084ns (0.825ns logic, 0.259ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.010ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y148.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X102Y148.BX    net (fanout=6)        0.465   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X102Y148.CLK   Tckdi       (-Th)    -0.128   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.010ns (0.545ns logic, 0.465ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.033ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.324 - 0.307)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y160.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X94Y161.BX     net (fanout=2)        0.514   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X94Y161.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      1.033ns (0.519ns logic, 0.514ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X100Y153.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X100Y153.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X100Y150.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X100Y150.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X100Y150.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X100Y150.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X100Y151.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X100Y151.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X100Y151.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X100Y151.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X102Y147.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X102Y147.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X102Y148.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X102Y148.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X102Y148.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X102Y148.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y135.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y135.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y135.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y135.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2585556 paths analyzed, 41377 endpoints analyzed, 795 failing endpoints
 795 timing errors detected. (795 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.224ns.
--------------------------------------------------------------------------------
Slack (setup path):     -3.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.979ns (Levels of Logic = 16)
  Clock Path Skew:      -0.245ns (0.241 - 0.486)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y46.G1      net (fanout=10)       0.713   ftop/cp/cpReq<24>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y54.F3      net (fanout=7)        0.864   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y46.G1      net (fanout=11)       1.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y46.Y       Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y60.F4      net (fanout=10)       0.804   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y60.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y56.G1      net (fanout=40)       1.292   ftop/cp/cpRespF/d0h
    SLICE_X78Y56.Y       Tilo                  0.616   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_or0000<27>_SW0
    SLICE_X78Y56.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<27>_SW0/O
    SLICE_X78Y56.CLK     Tfck                  0.656   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27_rstpot
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     14.979ns (7.305ns logic, 7.674ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.970ns (Levels of Logic = 16)
  Clock Path Skew:      -0.234ns (0.252 - 0.486)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y46.G1      net (fanout=10)       0.713   ftop/cp/cpReq<24>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y54.F3      net (fanout=7)        0.864   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y46.G1      net (fanout=11)       1.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y46.Y       Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y60.F4      net (fanout=10)       0.804   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y60.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y56.G4      net (fanout=40)       1.283   ftop/cp/cpRespF/d0h
    SLICE_X76Y56.Y       Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X76Y56.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X76Y56.CLK     Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     14.970ns (7.305ns logic, 7.665ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.956ns (Levels of Logic = 16)
  Clock Path Skew:      -0.234ns (0.252 - 0.486)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y46.G1      net (fanout=10)       0.713   ftop/cp/cpReq<24>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y54.F3      net (fanout=7)        0.864   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y46.G1      net (fanout=11)       1.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y46.Y       Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y60.F4      net (fanout=10)       0.804   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y60.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y57.G4      net (fanout=40)       1.283   ftop/cp/cpRespF/d0h
    SLICE_X76Y57.Y       Tilo                  0.616   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X76Y57.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<11>_SW0/O
    SLICE_X76Y57.CLK     Tfck                  0.656   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11_rstpot
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     14.956ns (7.305ns logic, 7.651ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.948ns (Levels of Logic = 16)
  Clock Path Skew:      -0.220ns (0.266 - 0.486)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y46.G1      net (fanout=10)       0.713   ftop/cp/cpReq<24>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y54.F3      net (fanout=7)        0.864   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y46.G1      net (fanout=11)       1.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y46.Y       Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y60.F4      net (fanout=10)       0.804   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y60.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y56.G1      net (fanout=40)       1.261   ftop/cp/cpRespF/d0h
    SLICE_X74Y56.Y       Tilo                  0.616   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X74Y56.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<13>_SW0/O
    SLICE_X74Y56.CLK     Tfck                  0.656   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13_rstpot
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     14.948ns (7.305ns logic, 7.643ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_31 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.760ns (Levels of Logic = 16)
  Clock Path Skew:      -0.245ns (0.241 - 0.486)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y46.G1      net (fanout=10)       0.713   ftop/cp/cpReq<24>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y54.F3      net (fanout=7)        0.864   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y46.G1      net (fanout=11)       1.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y46.Y       Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y60.F4      net (fanout=10)       0.804   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y60.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X79Y57.G4      net (fanout=40)       1.195   ftop/cp/cpRespF/d0h
    SLICE_X79Y57.Y       Tilo                  0.561   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_or0000<31>_SW0
    SLICE_X79Y57.F4      net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<31>_SW0/O
    SLICE_X79Y57.CLK     Tfck                  0.602   ftop/cp_server_response_get<31>
                                                       ftop/cp/cpRespF/data0_reg_31_rstpot
                                                       ftop/cp/cpRespF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                     14.760ns (7.196ns logic, 7.564ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.758ns (Levels of Logic = 16)
  Clock Path Skew:      -0.210ns (0.241 - 0.451)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y51.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X67Y46.G4      net (fanout=8)        0.567   ftop/cp/cpReq<25>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y54.F3      net (fanout=7)        0.864   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y46.G1      net (fanout=11)       1.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y46.Y       Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y60.F4      net (fanout=10)       0.804   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y60.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y56.G1      net (fanout=40)       1.292   ftop/cp/cpRespF/d0h
    SLICE_X78Y56.Y       Tilo                  0.616   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_or0000<27>_SW0
    SLICE_X78Y56.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<27>_SW0/O
    SLICE_X78Y56.CLK     Tfck                  0.656   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27_rstpot
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     14.758ns (7.230ns logic, 7.528ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.729ns (Levels of Logic = 16)
  Clock Path Skew:      -0.220ns (0.266 - 0.486)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y46.G1      net (fanout=10)       0.713   ftop/cp/cpReq<24>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y54.F3      net (fanout=7)        0.864   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y46.G1      net (fanout=11)       1.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y46.Y       Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y60.F4      net (fanout=10)       0.804   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y60.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y57.G4      net (fanout=40)       1.164   ftop/cp/cpRespF/d0h
    SLICE_X75Y57.Y       Tilo                  0.561   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X75Y57.F4      net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<18>_SW0/O
    SLICE_X75Y57.CLK     Tfck                  0.602   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18_rstpot
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     14.729ns (7.196ns logic, 7.533ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.749ns (Levels of Logic = 16)
  Clock Path Skew:      -0.199ns (0.252 - 0.451)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y51.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X67Y46.G4      net (fanout=8)        0.567   ftop/cp/cpReq<25>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y54.F3      net (fanout=7)        0.864   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y46.G1      net (fanout=11)       1.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y46.Y       Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y60.F4      net (fanout=10)       0.804   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y60.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y56.G4      net (fanout=40)       1.283   ftop/cp/cpRespF/d0h
    SLICE_X76Y56.Y       Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X76Y56.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X76Y56.CLK     Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     14.749ns (7.230ns logic, 7.519ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.735ns (Levels of Logic = 16)
  Clock Path Skew:      -0.199ns (0.252 - 0.451)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y51.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X67Y46.G4      net (fanout=8)        0.567   ftop/cp/cpReq<25>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y54.F3      net (fanout=7)        0.864   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y46.G1      net (fanout=11)       1.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y46.Y       Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y60.F4      net (fanout=10)       0.804   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y60.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y57.G4      net (fanout=40)       1.283   ftop/cp/cpRespF/d0h
    SLICE_X76Y57.Y       Tilo                  0.616   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X76Y57.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<11>_SW0/O
    SLICE_X76Y57.CLK     Tfck                  0.656   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11_rstpot
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     14.735ns (7.230ns logic, 7.505ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.727ns (Levels of Logic = 16)
  Clock Path Skew:      -0.185ns (0.266 - 0.451)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y51.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X67Y46.G4      net (fanout=8)        0.567   ftop/cp/cpReq<25>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y54.F3      net (fanout=7)        0.864   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y46.G1      net (fanout=11)       1.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y46.Y       Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y60.F4      net (fanout=10)       0.804   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y60.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y56.G1      net (fanout=40)       1.261   ftop/cp/cpRespF/d0h
    SLICE_X74Y56.Y       Tilo                  0.616   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X74Y56.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<13>_SW0/O
    SLICE_X74Y56.CLK     Tfck                  0.656   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13_rstpot
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     14.727ns (7.230ns logic, 7.497ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.674ns (Levels of Logic = 16)
  Clock Path Skew:      -0.220ns (0.266 - 0.486)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y46.G1      net (fanout=10)       0.713   ftop/cp/cpReq<24>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y54.F3      net (fanout=7)        0.864   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y46.G1      net (fanout=11)       1.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y46.Y       Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y60.F4      net (fanout=10)       0.804   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y60.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y56.G2      net (fanout=40)       1.110   ftop/cp/cpRespF/d0h
    SLICE_X75Y56.Y       Tilo                  0.561   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X75Y56.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<32>_SW0/O
    SLICE_X75Y56.CLK     Tfck                  0.602   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32_rstpot
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     14.674ns (7.196ns logic, 7.478ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.625ns (Levels of Logic = 17)
  Clock Path Skew:      -0.245ns (0.241 - 0.486)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y46.G1      net (fanout=10)       0.713   ftop/cp/cpReq<24>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y64.G1      net (fanout=7)        1.189   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y64.Y       Tilo                  0.616   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X60Y58.F1      net (fanout=12)       1.296   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X60Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T1_1
    SLICE_X61Y59.G4      net (fanout=1)        0.024   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T1
    SLICE_X61Y59.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X61Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X61Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y56.G1      net (fanout=40)       1.292   ftop/cp/cpRespF/d0h
    SLICE_X78Y56.Y       Tilo                  0.616   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_or0000<27>_SW0
    SLICE_X78Y56.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<27>_SW0/O
    SLICE_X78Y56.CLK     Tfck                  0.656   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27_rstpot
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     14.625ns (7.473ns logic, 7.152ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.594ns (Levels of Logic = 16)
  Clock Path Skew:      -0.276ns (0.210 - 0.486)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y46.G1      net (fanout=10)       0.713   ftop/cp/cpReq<24>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y54.F3      net (fanout=7)        0.864   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y46.G1      net (fanout=11)       1.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y46.Y       Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y60.F4      net (fanout=10)       0.804   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y60.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X82Y56.G1      net (fanout=40)       0.907   ftop/cp/cpRespF/d0h
    SLICE_X82Y56.Y       Tilo                  0.616   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X82Y56.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<14>_SW0/O
    SLICE_X82Y56.CLK     Tfck                  0.656   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14_rstpot
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     14.594ns (7.305ns logic, 7.289ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.580ns (Levels of Logic = 16)
  Clock Path Skew:      -0.276ns (0.210 - 0.486)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y46.G1      net (fanout=10)       0.713   ftop/cp/cpReq<24>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y54.F3      net (fanout=7)        0.864   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y46.G1      net (fanout=11)       1.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y46.Y       Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y60.F4      net (fanout=10)       0.804   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y60.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X82Y57.G1      net (fanout=40)       0.907   ftop/cp/cpRespF/d0h
    SLICE_X82Y57.Y       Tilo                  0.616   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X82Y57.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X82Y57.CLK     Tfck                  0.656   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     14.580ns (7.305ns logic, 7.275ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.625ns (Levels of Logic = 16)
  Clock Path Skew:      -0.230ns (0.241 - 0.471)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y47.XQ      Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X67Y46.G2      net (fanout=4)        0.460   ftop/cp/cpReq<27>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y54.F3      net (fanout=7)        0.864   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y46.G1      net (fanout=11)       1.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y46.Y       Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y60.F4      net (fanout=10)       0.804   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y60.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y56.G1      net (fanout=40)       1.292   ftop/cp/cpRespF/d0h
    SLICE_X78Y56.Y       Tilo                  0.616   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_or0000<27>_SW0
    SLICE_X78Y56.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<27>_SW0/O
    SLICE_X78Y56.CLK     Tfck                  0.656   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27_rstpot
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     14.625ns (7.204ns logic, 7.421ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.616ns (Levels of Logic = 17)
  Clock Path Skew:      -0.234ns (0.252 - 0.486)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y46.G1      net (fanout=10)       0.713   ftop/cp/cpReq<24>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y64.G1      net (fanout=7)        1.189   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y64.Y       Tilo                  0.616   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X60Y58.F1      net (fanout=12)       1.296   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X60Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T1_1
    SLICE_X61Y59.G4      net (fanout=1)        0.024   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T1
    SLICE_X61Y59.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X61Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X61Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y56.G4      net (fanout=40)       1.283   ftop/cp/cpRespF/d0h
    SLICE_X76Y56.Y       Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X76Y56.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X76Y56.CLK     Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     14.616ns (7.473ns logic, 7.143ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_24 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.627ns (Levels of Logic = 15)
  Clock Path Skew:      -0.213ns (0.273 - 0.486)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y46.G1      net (fanout=10)       0.713   ftop/cp/cpReq<24>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y54.F3      net (fanout=7)        0.864   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y46.G1      net (fanout=11)       1.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y46.Y       Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y60.F4      net (fanout=10)       0.804   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y60.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X79Y56.G2      net (fanout=7)        1.492   ftop/cp/cpRespF_ENQ
    SLICE_X79Y56.Y       Tilo                  0.561   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X80Y60.F2      net (fanout=40)       1.368   ftop/cp/cpRespF/d0di
    SLICE_X80Y60.CLK     Tfck                  0.656   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_24_rstpot
                                                       ftop/cp/cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     14.627ns (6.634ns logic, 7.993ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.602ns (Levels of Logic = 17)
  Clock Path Skew:      -0.234ns (0.252 - 0.486)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y50.YQ      Tcko                  0.596   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y46.G1      net (fanout=10)       0.713   ftop/cp/cpReq<24>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X60Y64.G1      net (fanout=7)        1.189   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X60Y64.Y       Tilo                  0.616   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X60Y58.F1      net (fanout=12)       1.296   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X60Y58.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T1
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T1_1
    SLICE_X61Y59.G4      net (fanout=1)        0.024   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T_F_F_T1
    SLICE_X61Y59.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X61Y60.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X61Y60.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y57.G4      net (fanout=40)       1.283   ftop/cp/cpRespF/d0h
    SLICE_X76Y57.Y       Tilo                  0.616   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X76Y57.F3      net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<11>_SW0/O
    SLICE_X76Y57.CLK     Tfck                  0.656   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11_rstpot
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     14.602ns (7.473ns logic, 7.129ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.616ns (Levels of Logic = 16)
  Clock Path Skew:      -0.219ns (0.252 - 0.471)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y47.XQ      Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X67Y46.G2      net (fanout=4)        0.460   ftop/cp/cpReq<27>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y54.F3      net (fanout=7)        0.864   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y46.G1      net (fanout=11)       1.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y46.Y       Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y60.F4      net (fanout=10)       0.804   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y60.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y56.G4      net (fanout=40)       1.283   ftop/cp/cpRespF/d0h
    SLICE_X76Y56.Y       Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X76Y56.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X76Y56.CLK     Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     14.616ns (7.204ns logic, 7.412ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          12.000ns
  Data Path Delay:      14.604ns (Levels of Logic = 16)
  Clock Path Skew:      -0.223ns (0.241 - 0.464)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y48.XQ      Tcko                  0.521   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X67Y46.G3      net (fanout=7)        0.413   ftop/cp/cpReq<26>
    SLICE_X67Y46.Y       Tilo                  0.561   ftop/cp/N681
                                                       ftop/cp/_theResult_____1__h36509<3>1_SW0
    SLICE_X64Y56.F2      net (fanout=2)        0.810   ftop/cp/N681
    SLICE_X64Y56.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>1
                                                       ftop/cp/_theResult_____1__h36509<3>1_1
    SLICE_X58Y54.F3      net (fanout=7)        0.864   ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X58Y54.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y46.G1      net (fanout=11)       1.363   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y46.Y       Tilo                  0.561   ftop/cp/wci_respF_2_D_IN<1>17
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X61Y60.F4      net (fanout=10)       0.804   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X61Y60.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X61Y61.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X61Y62.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X61Y63.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X61Y64.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X61Y65.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X61Y66.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X61Y67.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X63Y65.G2      net (fanout=12)       0.579   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y65.Y       Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X78Y60.G3      net (fanout=7)        1.214   ftop/cp/cpRespF_ENQ
    SLICE_X78Y60.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y56.G1      net (fanout=40)       1.292   ftop/cp/cpRespF/d0h
    SLICE_X78Y56.Y       Tilo                  0.616   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_or0000<27>_SW0
    SLICE_X78Y56.F4      net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<27>_SW0/O
    SLICE_X78Y56.CLK     Tfck                  0.656   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27_rstpot
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     14.604ns (7.230ns logic, 7.374ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_7 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.169ns (0.986 - 0.817)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_7 to ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y24.XQ      Tcko                  0.417   ftop/cp/td<7>
                                                       ftop/cp/td_7
    SLICE_X50Y24.BY      net (fanout=2)        0.358   ftop/cp/td<7>
    SLICE_X50Y24.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<39>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.645ns (0.287ns logic, 0.358ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_7 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.646ns (Levels of Logic = 1)
  Clock Path Skew:      0.169ns (0.986 - 0.817)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_7 to ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y24.XQ      Tcko                  0.417   ftop/cp/td<7>
                                                       ftop/cp/td_7
    SLICE_X50Y24.BY      net (fanout=2)        0.358   ftop/cp/td<7>
    SLICE_X50Y24.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<39>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.646ns (0.288ns logic, 0.358ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_20 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.209ns (1.143 - 0.934)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_20 to ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y37.YQ      Tcko                  0.477   ftop/cp/td<21>
                                                       ftop/cp/td_20
    SLICE_X50Y36.BY      net (fanout=2)        0.344   ftop/cp/td<20>
    SLICE_X50Y36.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<52>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.347ns logic, 0.344ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_20 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.209ns (1.143 - 0.934)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_20 to ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y37.YQ      Tcko                  0.477   ftop/cp/td<21>
                                                       ftop/cp/td_20
    SLICE_X50Y36.BY      net (fanout=2)        0.344   ftop/cp/td<20>
    SLICE_X50Y36.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<52>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem53.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.692ns (0.348ns logic, 0.344ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_30 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.406 - 0.343)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_30 to ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y78.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<31>
                                                       ftop/cp/wci_reqF_q_0_30
    SLICE_X74Y78.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<30>
    SLICE_X74Y78.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<30>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_30 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.406 - 0.343)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_30 to ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y78.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<31>
                                                       ftop/cp/wci_reqF_q_0_30
    SLICE_X74Y78.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<30>
    SLICE_X74Y78.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<30>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_3 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.460 - 0.386)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_3 to ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y23.XQ      Tcko                  0.417   ftop/cp/td<3>
                                                       ftop/cp/td_3
    SLICE_X52Y22.BY      net (fanout=2)        0.341   ftop/cp/td<3>
    SLICE_X52Y22.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<35>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.287ns logic, 0.341ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_3 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.460 - 0.386)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_3 to ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y23.XQ      Tcko                  0.417   ftop/cp/td<3>
                                                       ftop/cp/td_3
    SLICE_X52Y22.BY      net (fanout=2)        0.341   ftop/cp/td<3>
    SLICE_X52Y22.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<35>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.288ns logic, 0.341ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_25 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.395 - 0.345)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_25 to ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y78.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_q_0_25
    SLICE_X72Y78.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<25>
    SLICE_X72Y78.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_25 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.050ns (0.395 - 0.345)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_25 to ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y78.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_q_0_25
    SLICE_X72Y78.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_5_MData<25>
    SLICE_X72Y78.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_30 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.437 - 0.378)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_30 to ftop/iqadc/wci_wslv_reqF/Mram_arr31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y60.YQ      Tcko                  0.419   ftop/cp_wci_Vm_10_MData<31>
                                                       ftop/cp/wci_reqF_4_q_0_30
    SLICE_X36Y62.BY      net (fanout=2)        0.334   ftop/cp_wci_Vm_10_MData<30>
    SLICE_X36Y62.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<30>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.289ns logic, 0.334ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_26 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.140 - 0.102)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_26 to ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y79.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_26
    SLICE_X76Y76.BY      net (fanout=2)        0.314   ftop/cp_wci_Vm_5_MData<26>
    SLICE_X76Y76.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.289ns logic, 0.314ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_30 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.437 - 0.378)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_30 to ftop/iqadc/wci_wslv_reqF/Mram_arr31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y60.YQ      Tcko                  0.419   ftop/cp_wci_Vm_10_MData<31>
                                                       ftop/cp/wci_reqF_4_q_0_30
    SLICE_X36Y62.BY      net (fanout=2)        0.334   ftop/cp_wci_Vm_10_MData<30>
    SLICE_X36Y62.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<30>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.290ns logic, 0.334ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_26 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.140 - 0.102)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_26 to ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y79.YQ      Tcko                  0.419   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_26
    SLICE_X76Y76.BY      net (fanout=2)        0.314   ftop/cp_wci_Vm_5_MData<26>
    SLICE_X76Y76.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr27.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (0.290ns logic, 0.314ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_31 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.419 - 0.378)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_31 to ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y60.XQ      Tcko                  0.396   ftop/cp_wci_Vm_10_MData<31>
                                                       ftop/cp/wci_reqF_4_q_0_31
    SLICE_X36Y60.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_10_MData<31>
    SLICE_X36Y60.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_31 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.419 - 0.378)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_31 to ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y60.XQ      Tcko                  0.396   ftop/cp_wci_Vm_10_MData<31>
                                                       ftop/cp/wci_reqF_4_q_0_31
    SLICE_X36Y60.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_10_MData<31>
    SLICE_X36Y60.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_9 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.131 - 0.112)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_9 to ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y65.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<9>
                                                       ftop/cp/wci_reqF_q_0_9
    SLICE_X74Y65.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<9>
    SLICE_X74Y65.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_9 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.131 - 0.112)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_9 to ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y65.XQ      Tcko                  0.396   ftop/cp_wci_Vm_5_MData<9>
                                                       ftop/cp/wci_reqF_q_0_9
    SLICE_X74Y65.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<9>
    SLICE_X74Y65.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/cpRespF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.262 - 0.239)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/cpRespF/data0_reg_0 to ftop/gbe0/dcp_cpRespAF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y55.XQ      Tcko                  0.417   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_0
    SLICE_X80Y55.BY      net (fanout=2)        0.311   ftop/cp_server_response_get<0>
    SLICE_X80Y55.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpRespAF/_varindex0000<0>
                                                       ftop/gbe0/dcp_cpRespAF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.287ns logic, 0.311ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_23 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.120 - 0.096)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_23 to ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y36.XQ      Tcko                  0.396   ftop/cp/td<23>
                                                       ftop/cp/td_23
    SLICE_X54Y38.BY      net (fanout=2)        0.333   ftop/cp/td<23>
    SLICE_X54Y38.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<55>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.266ns logic, 0.333ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<10>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_10/SR
  Location pin: SLICE_X100Y172.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<10>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_10/SR
  Location pin: SLICE_X100Y172.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<101>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_101/SR
  Location pin: SLICE_X6Y36.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<101>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_101/SR
  Location pin: SLICE_X6Y36.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<101>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_100/SR
  Location pin: SLICE_X6Y36.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<101>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_100/SR
  Location pin: SLICE_X6Y36.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<111>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_111/SR
  Location pin: SLICE_X4Y39.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<111>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_111/SR
  Location pin: SLICE_X4Y39.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<111>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_110/SR
  Location pin: SLICE_X4Y39.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<111>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_110/SR
  Location pin: SLICE_X4Y39.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<103>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_103/SR
  Location pin: SLICE_X8Y34.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<103>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_103/SR
  Location pin: SLICE_X8Y34.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<103>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_102/SR
  Location pin: SLICE_X8Y34.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<103>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_102/SR
  Location pin: SLICE_X8Y34.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<105>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_105/SR
  Location pin: SLICE_X8Y38.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<105>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_105/SR
  Location pin: SLICE_X8Y38.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<105>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_104/SR
  Location pin: SLICE_X8Y38.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<105>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_104/SR
  Location pin: SLICE_X8Y38.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<123>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_123/SR
  Location pin: SLICE_X10Y60.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn<123>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/sDataSyncIn_123/SR
  Location pin: SLICE_X10Y60.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     15.224ns|            0|          795|            2|      2585556|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     15.224ns|          N/A|          795|            0|      2585556|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.829|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.483|         |    3.681|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.224|         |         |         |
sys0_clkp      |   15.224|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.224|         |         |         |
sys0_clkp      |   15.224|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2275  Score: 3633305  (Setup/Max: 3595443, Hold: 37862)

Constraints cover 2833985 paths, 0 nets, and 82248 connections

Design statistics:
   Minimum period:  15.224ns{1}   (Maximum frequency:  65.686MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 27 11:11:37 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 771 MB



