<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">
  <title>Dr. Pei</title>
  <style>
    body {
      max-width: 720px;
      margin: 60px auto;
      font-family: "Times New Roman", Times, serif;
      font-size: 12pt;
      line-height: 1.6;
      color: #000;
      text-align: justify;
    }
    h1 {
    font-size: 16pt;
      text-align: left;
  }
      p {
    font-size: 12pt;
  }
    a { color: #0000EE; text-decoration: underline; }
  </style>
</head>

<body>
  <h1>Dr. Pei</h1>
  <p><strong>About</strong></p>

  <p>
    He is a <a href="https://pei.lab.ua.edu/" target="_blank" rel="noopener">postdoctoral fellow</a> in the department of electrical and computer engineering at the University of Alabama (<a href="https://pei.lab.ua.edu/" target="_blank" rel="noopener">UA</a>).
    His research interests include energy-efficient computing systems from hardware to software, AI applications through advanced CAD/EDA and DTCO/STCO, AI hardware design with privacy, neuromorphic systems, AI-driven VLSI optimization, IC design, synthesis, verification, emerging interconnects/ beyond-CMOS/ memory technologies, and physical design.
  </p>

  <p>
    <a href="https://scholar.google.com/citations?hl=en&user=-pdAvr4AAAAJ&view_op=list_works&sortby=pubdate" target="_blank"
   rel="noopener noreferrer">Google Scholar</a> ·
    <a href="https://blogs.cuit.columbia.edu/zp2130/" target="_blank"
   rel="noopener noreferrer">Homepage</a> ·
    <a href="mailto:peizhenlin@gmail.com">Email</a> ·
    <a href="https://github.com/zp2130" target="_blank"
   rel="noopener noreferrer">Github</a>
  </p>
<p>
  <span style="font-family: 'times new roman', times, serif; font-size: 12pt;">Born into an ordinary family, Dr. Pei developed resilience early in life. Prior to university, he combined rigorous academic preparation with a significant personal transformation through long-distance running, cultivating discipline and endurance, qualities that later underpinned his academic and industrial achievements.</span>

<span style="font-family: 'times new roman', times, serif; font-size: 12pt;">He received the <a href="http://blogs.cuit.columbia.edu/zp2130/files/2026/02/Diploma_Columbia_University.pdf" target="_blank" rel="noopener">M.S.</a> and <a href="https://www.parchment.com/u/s/3ah4" target="_blank" rel="noopener">Ph.D.</a> degrees in electrical engineering from <a href="http://blogs.cuit.columbia.edu/zp2130/files/2026/02/Diploma_Columbia_University.pdf" target="_blank" rel="noopener">Columbia University</a> and <a href="https://mavmatrix.uta.edu/electricaleng_dissertations/405/" target="_blank" rel="noopener">The University of Texas at Arlington</a> (<a href="https://websites.uta.edu/zpei" target="_blank" rel="noopener">UTA</a>), respectively. </span>

<span style="font-family: 'times new roman', times, serif; font-size: 12pt;">During his Ph.D., he collaborated with the <a href="https://www.imec-int.com/en" target="_blank" rel="noopener">IMEC</a> to develop the <a href="https://blogs.cuit.columbia.edu/zp2130/cacti/" target="_blank" rel="noopener">CACTI++</a> framework, which bridges key gaps in rapid EDA-based co-design and co-optimization from the transistor to the system level. He was a senior design engineer in IP Group R&amp;D for tapeout at <a href="https://www.cadence.com" target="_blank" rel="noopener">Cadence</a> Design Systems, Inc. for four years, gaining expertise in the full RTL-to-GDSII workflow.</span>

  </p>
<span style="font-size: 12pt; font-family: 'times new roman', times, serif;"><a href="http://www.mathworks.com" target="_blank" rel="noopener"><img class="alignnone wp-image-18 size-full" src="http://blogs.cuit.columbia.edu/p/files/2016/10/matlab.jpg" alt="matlab" width="182" height="53" /></a><img class="alignnone size-full wp-image-15" src="http://blogs.cuit.columbia.edu/p/files/2016/10/c2pluslogo.jpg" alt="c2pluslogo" width="185" height="152" /><img class="alignnone size-full wp-image-4934" src="http://blogs.cuit.columbia.edu/p/files/2019/04/python-logo.png" alt="" width="211" height="71" /><a href="http://www.cadence.com" target="_blank" rel="noopener"><img class="alignnone wp-image-13 size-full" src="http://blogs.cuit.columbia.edu/p/files/2016/10/cadence.jpg" alt="cadence" width="147" height="49" /></a><a href="http://www.synopsys.com" target="_blank" rel="noopener"><img class="alignnone wp-image-20 size-full" src="http://blogs.cuit.columbia.edu/p/files/2016/10/synopsys.jpg" alt="synopsys" width="180" height="48" /></a><a href="https://eda.sw.siemens.com/en-US/" target="_blank" rel="noopener"><img class="alignnone wp-image-19 size-full" src="http://blogs.cuit.columbia.edu/p/files/2016/10/mentor.jpg" alt="mentor" width="136" height="49" /></a><a href="http://www.tsmc.com" target="_blank" rel="noopener"><img class="alignnone wp-image-22 size-full" src="http://blogs.cuit.columbia.edu/p/files/2016/10/tsmc_logo.jpg" alt="tsmc_logo" width="183" height="145" /></a><a href="http://www.globalfoundries.com" target="_blank" rel="noopener"><img class="alignnone wp-image-16 size-full" src="http://blogs.cuit.columbia.edu/p/files/2016/10/gf_logo.jpg" alt="gf_logo" width="187" height="147" /></a><a href="https://www.imec-int.com/en" target="_blank" rel="noopener"><img class="alignnone wp-image-6790" src="http://blogs.cuit.columbia.edu/zp2130/files/2025/12/LOGO-IMEC_black.svg_-300x151.png" alt="" width="190" height="95" /></a><img class="alignnone size-full wp-image-21" src="http://blogs.cuit.columbia.edu/p/files/2016/10/tclpro160.gif" alt="tclpro160" width="160" height="59" /><a href="http://www.gnu.org/" target="_blank" rel="noopener"><img class="alignnone size-full wp-image-17" src="http://blogs.cuit.columbia.edu/p/files/2016/10/gnu_os_logo.jpg" alt="gnu_os_logo" width="141" height="135" /></a><img class="alignnone size-full wp-image-14" src="http://blogs.cuit.columbia.edu/p/files/2016/10/150px-tux_svg.png" alt="150px-tux_svg" width="150" height="176" /></span>
</body>
</html>
