_svd: "./rp2040.svd"

DMA:
  _cluster:
    "CH%s":
      "CH?_READ_ADDR,CH??_READ_ADDR": {}
      "CH?_WRITE_ADDR,CH??_WRITE_ADDR": {}
      "CH?_TRANS_COUNT,CH??_TRANS_COUNT": {}
      "CH?_CTRL_TRIG,CH??_CTRL_TRIG": {}
      "CH?_AL1_CTRL,CH??_AL1_CTRL": {}
      "CH?_AL1_READ_ADDR,CH??_AL1_READ_ADDR": {}
      "CH?_AL1_WRITE_ADDR,CH??_AL1_WRITE_ADDR": {}
      "CH?_AL1_TRANS_COUNT_TRIG,CH??_AL1_TRANS_COUNT_TRIG": {}
      "CH?_AL2_CTRL,CH??_AL2_CTRL": {}
      "CH?_AL2_TRANS_COUNT,CH??_AL2_TRANS_COUNT": {}
      "CH?_AL2_READ_ADDR,CH??_AL2_READ_ADDR": {}
      "CH?_AL2_WRITE_ADDR_TRIG,CH??_AL2_WRITE_ADDR_TRIG": {}
      "CH?_AL3_CTRL,CH??_AL3_CTRL": {}
      "CH?_AL3_WRITE_ADDR,CH??_AL3_WRITE_ADDR": {}
      "CH?_AL3_TRANS_COUNT,CH??_AL3_TRANS_COUNT": {}
      "CH?_AL3_READ_ADDR_TRIG,CH??_AL3_READ_ADDR_TRIG": {}

PIO0:
  _array:
    "INSTR_MEM*": {}
    "TXF*": {}
    "RXF*": {}

  _cluster:
    "SM%s":
      "SM*_CLKDIV": {}
      "SM*_EXECCTRL": {}
      "SM*_SHIFTCTRL": {}
      "SM*_ADDR": {}
      "SM*_INSTR": {}
      "SM*_PINCTRL": {}

    "SM_IRQ%s":
      "IRQ*_INTE": {}
      "IRQ*_INTF": {}
      "IRQ*_INTS": {}

PWM:
  "CH*_TOP":
    _modify:
      "CH0_TOP":
        name: "TOP"

  "CH*_CTR":
    _modify:
      "CH0_CTR":
        name: "CTR"

  _cluster:
    "CH%s":
      "CH*_CC":
        name: "CC"
      "CH*_CSR":
        name: "CSR"
      "CH*_CTR":
        name: "CTR"
      "CH*_DIV":
        name: "DIV"
      "CH*_TOP":
        name: "TOP"

IO_BANK0:
  # Can't array registers unless they have the same number of fields, so add "pseudo" GPIO here
  INTR3:
    _add:
      GPIO31_EDGE_HIGH:
        bitOffset: 31
        bitWidth: 1
        access: read-write
        modifiedWriteValues: oneToClear
      GPIO31_EDGE_LOW:
        bitOffset: 30
        bitWidth: 1
        access: read-write
        modifiedWriteValues: oneToClear
      GPIO31_LEVEL_HIGH:
        bitOffset: 29
        bitWidth: 1
        access: read-only
      GPIO31_LEVEL_LOW:
        bitOffset: 28
        bitWidth: 1
        access: read-only
      GPIO30_EDGE_HIGH:
        bitOffset: 27
        bitWidth: 1
        access: read-write
        modifiedWriteValues: oneToClear
      GPIO30_EDGE_LOW:
        bitOffset: 26
        bitWidth: 1
        access: read-write
        modifiedWriteValues: oneToClear
      GPIO30_LEVEL_HIGH:
        bitOffset: 25
        bitWidth: 1
        access: read-only
      GPIO30_LEVEL_LOW:
        bitOffset: 24
        bitWidth: 1
        access: read-only
  PROC0_INTE3:
    _add:
      GPIO31_EDGE_HIGH:
        bitOffset: 31
        bitWidth: 1
        access: read-write
      GPIO31_EDGE_LOW:
        bitOffset: 30
        bitWidth: 1
        access: read-write
      GPIO31_LEVEL_HIGH:
        bitOffset: 29
        bitWidth: 1
        access: read-write
      GPIO31_LEVEL_LOW:
        bitOffset: 28
        bitWidth: 1
        access: read-write
      GPIO30_EDGE_HIGH:
        bitOffset: 27
        bitWidth: 1
        access: read-write
      GPIO30_EDGE_LOW:
        bitOffset: 26
        bitWidth: 1
        access: read-write
      GPIO30_LEVEL_HIGH:
        bitOffset: 25
        bitWidth: 1
        access: read-write
      GPIO30_LEVEL_LOW:
        bitOffset: 24
        bitWidth: 1
        access: read-write
  PROC0_INTF3:
    _add:
        GPIO31_EDGE_HIGH:
          bitOffset: 31
          bitWidth: 1
          access: read-write
        GPIO31_EDGE_LOW:
          bitOffset: 30
          bitWidth: 1
          access: read-write
        GPIO31_LEVEL_HIGH:
          bitOffset: 29
          bitWidth: 1
          access: read-write
        GPIO31_LEVEL_LOW:
          bitOffset: 28
          bitWidth: 1
          access: read-write
        GPIO30_EDGE_HIGH:
          bitOffset: 27
          bitWidth: 1
          access: read-write
        GPIO30_EDGE_LOW:
          bitOffset: 26
          bitWidth: 1
          access: read-write
        GPIO30_LEVEL_HIGH:
          bitOffset: 25
          bitWidth: 1
          access: read-write
        GPIO30_LEVEL_LOW:
          bitOffset: 24
          bitWidth: 1
          access: read-write
  PROC0_INTS3:
    _add:
        GPIO31_EDGE_HIGH:
          bitOffset: 31
          bitWidth: 1
          access: read-only
        GPIO31_EDGE_LOW:
          bitOffset: 30
          bitWidth: 1
          access: read-only
        GPIO31_LEVEL_HIGH:
          bitOffset: 29
          bitWidth: 1
          access: read-only
        GPIO31_LEVEL_LOW:
          bitOffset: 28
          bitWidth: 1
          access: read-only
        GPIO30_EDGE_HIGH:
          bitOffset: 27
          bitWidth: 1
          access: read-only
        GPIO30_EDGE_LOW:
          bitOffset: 26
          bitWidth: 1
          access: read-only
        GPIO30_LEVEL_HIGH:
          bitOffset: 25
          bitWidth: 1
          access: read-only
        GPIO30_LEVEL_LOW:
          bitOffset: 24
          bitWidth: 1
          access: read-only

  PROC1_INTE3:
    _add:
      GPIO31_EDGE_HIGH:
        bitOffset: 31
        bitWidth: 1
        access: read-write
      GPIO31_EDGE_LOW:
        bitOffset: 30
        bitWidth: 1
        access: read-write
      GPIO31_LEVEL_HIGH:
        bitOffset: 29
        bitWidth: 1
        access: read-write
      GPIO31_LEVEL_LOW:
        bitOffset: 28
        bitWidth: 1
        access: read-write
      GPIO30_EDGE_HIGH:
        bitOffset: 27
        bitWidth: 1
        access: read-write
      GPIO30_EDGE_LOW:
        bitOffset: 26
        bitWidth: 1
        access: read-write
      GPIO30_LEVEL_HIGH:
        bitOffset: 25
        bitWidth: 1
        access: read-write
      GPIO30_LEVEL_LOW:
        bitOffset: 24
        bitWidth: 1
        access: read-write
  PROC1_INTF3:
    _add:
        GPIO31_EDGE_HIGH:
          bitOffset: 31
          bitWidth: 1
          access: read-write
        GPIO31_EDGE_LOW:
          bitOffset: 30
          bitWidth: 1
          access: read-write
        GPIO31_LEVEL_HIGH:
          bitOffset: 29
          bitWidth: 1
          access: read-write
        GPIO31_LEVEL_LOW:
          bitOffset: 28
          bitWidth: 1
          access: read-write
        GPIO30_EDGE_HIGH:
          bitOffset: 27
          bitWidth: 1
          access: read-write
        GPIO30_EDGE_LOW:
          bitOffset: 26
          bitWidth: 1
          access: read-write
        GPIO30_LEVEL_HIGH:
          bitOffset: 25
          bitWidth: 1
          access: read-write
        GPIO30_LEVEL_LOW:
          bitOffset: 24
          bitWidth: 1
          access: read-write
  PROC1_INTS3:
    _add:
        GPIO31_EDGE_HIGH:
          bitOffset: 31
          bitWidth: 1
          access: read-only
        GPIO31_EDGE_LOW:
          bitOffset: 30
          bitWidth: 1
          access: read-only
        GPIO31_LEVEL_HIGH:
          bitOffset: 29
          bitWidth: 1
          access: read-only
        GPIO31_LEVEL_LOW:
          bitOffset: 28
          bitWidth: 1
          access: read-only
        GPIO30_EDGE_HIGH:
          bitOffset: 27
          bitWidth: 1
          access: read-only
        GPIO30_EDGE_LOW:
          bitOffset: 26
          bitWidth: 1
          access: read-only
        GPIO30_LEVEL_HIGH:
          bitOffset: 25
          bitWidth: 1
          access: read-only
        GPIO30_LEVEL_LOW:
          bitOffset: 24
          bitWidth: 1
          access: read-only
  DORMANT_WAKE_INTE3:
    _add:
        GPIO31_EDGE_HIGH:
          bitOffset: 31
          bitWidth: 1
          access: read-write
        GPIO31_EDGE_LOW:
          bitOffset: 30
          bitWidth: 1
          access: read-write
        GPIO31_LEVEL_HIGH:
          bitOffset: 29
          bitWidth: 1
          access: read-write
        GPIO31_LEVEL_LOW:
          bitOffset: 28
          bitWidth: 1
          access: read-write
        GPIO30_EDGE_HIGH:
          bitOffset: 27
          bitWidth: 1
          access: read-write
        GPIO30_EDGE_LOW:
          bitOffset: 26
          bitWidth: 1
          access: read-write
        GPIO30_LEVEL_HIGH:
          bitOffset: 25
          bitWidth: 1
          access: read-write
        GPIO30_LEVEL_LOW:
          bitOffset: 24
          bitWidth: 1
          access: read-write

  DORMANT_WAKE_INTF3:
    _add:
        GPIO31_EDGE_HIGH:
          bitOffset: 31
          bitWidth: 1
          access: read-write
        GPIO31_EDGE_LOW:
          bitOffset: 30
          bitWidth: 1
          access: read-write
        GPIO31_LEVEL_HIGH:
          bitOffset: 29
          bitWidth: 1
          access: read-write
        GPIO31_LEVEL_LOW:
          bitOffset: 28
          bitWidth: 1
          access: read-write
        GPIO30_EDGE_HIGH:
          bitOffset: 27
          bitWidth: 1
          access: read-write
        GPIO30_EDGE_LOW:
          bitOffset: 26
          bitWidth: 1
          access: read-write
        GPIO30_LEVEL_HIGH:
          bitOffset: 25
          bitWidth: 1
          access: read-write
        GPIO30_LEVEL_LOW:
          bitOffset: 24
          bitWidth: 1
          access: read-write

  DORMANT_WAKE_INTS3:
    _add:
        GPIO31_EDGE_HIGH:
          bitOffset: 31
          bitWidth: 1
          access: read-only
        GPIO31_EDGE_LOW:
          bitOffset: 30
          bitWidth: 1
          access: read-only
        GPIO31_LEVEL_HIGH:
          bitOffset: 29
          bitWidth: 1
          access: read-only
        GPIO31_LEVEL_LOW:
          bitOffset: 28
          bitWidth: 1
          access: read-only
        GPIO30_EDGE_HIGH:
          bitOffset: 27
          bitWidth: 1
          access: read-only
        GPIO30_EDGE_LOW:
          bitOffset: 26
          bitWidth: 1
          access: read-only
        GPIO30_LEVEL_HIGH:
          bitOffset: 25
          bitWidth: 1
          access: read-only
        GPIO30_LEVEL_LOW:
          bitOffset: 24
          bitWidth: 1
          access: read-only

  _array:
    "INTR*": {}
    "PROC0_INTE*": {}
    "PROC0_INTF*": {}
    "PROC0_INTS*": {}
    "PROC1_INTE*": {}
    "PROC1_INTF*": {}
    "PROC1_INTS*": {}
    "DORMANT_WAKE_INTE*": {}
    "DORMANT_WAKE_INTF*": {}
    "DORMANT_WAKE_INTS*": {}

  "GPIO*_CTRL":
    _modify:
      FUNCSEL:
        description: "0-31 -> selects pin function according to the GPIO table. Not all options are valid for all GPIO pins."
    FUNCSEL:
      _replace_enum:
        jtag: [0, "Connect to JTAG peripheral"]
        spi: [1, "Connect to matching SPI peripheral"]
        uart: [2, "Connect to matching UART peripheral"]
        i2c: [3, "Connect to matching I2C peripheral"]
        pwm: [4, "Connect to matching PWM peripheral"]
        sio: [5, "Use as a GPIO pin (connect to SIO peripheral)"]
        pio0: [6, "Connect to PIO0 peripheral"]
        pio1: [7, "Connect to PIO1 peripheral"]
        clock: [8, "Connect to Clock peripheral"]
        usb: [9, "Connect to USB peripheral"]
        "null": [31, "Connect to nothing"]

  _cluster:
    "GPIO%s":
      "GPIO*_STATUS": {}
      "GPIO*_CTRL": {}

IO_QSPI:
  _cluster:
    "GPIO_QSPI%s":
      "GPIO_QSPI_*_STATUS":
        name: "GPIO_STATUS"
      "GPIO_QSPI_*_CTRL":
        name: "GPIO_CTRL"

PADS_BANK0:
  _array:
    "GPIO*": {}

PADS_QSPI:
  _derive:
    "VOLTAGE_SELECT":
      _from: "PADS_BANK0.VOLTAGE_SELECT"
      _keep: ["resetValue"]

USBCTRL_REGS:
  SIE_STATUS:
    LINE_STATE:
      SE0: [0, "SE0"]
      J: [1, "J"]
      K: [2, "K"]
      SE1: [3, "SE1"]

ROSC:
  _delete: [
    # RP2040-E7: ROSC and XOSC COUNT registers are unreliable
    "COUNT",
    # RP2040-E10: BADWRITE field in ROSC STATUS register is unreliable
    "STATUS"]

  # RP2040-E10: BADWRITE field in ROSC STATUS register is unreliable
  # We delete and add again to fix this
  _add:
    "STATUS":
      description: "Ring Oscillator Status"
      addressOffset: 0x0018
      resetValue: 0x00000000
      fields:
        "STABLE":
          description: "Oscillator is running and stable"
          bitOffset: 31
          bitWidth: 1
          access: "read-only"
        "DIV_RUNNING":
          description: "post-divider is running\n this resets to 0 but transitions to 1 during chip startup"
          bitOffset: 16
          bitWidth: 1
          access: "read-only"
        "ENABLED":
          description: "Oscillator is enabled but not necessarily running and stable\n this resets to 0 but transitions to 1 during chip startup"
          bitOffset: 12
          bitWidth: 1
          access: "read-only"

XOSC:
    # RP2040-E7: ROSC and XOSC COUNT registers are unreliable
  _delete: "COUNT"

SIO:
  _array:
    "SPINLOCK[0123456789],SPINLOCK[12][0123456789],SPINLOCK3[01]":
      _start_from_zero: true
      description: _original
      name: SPINLOCK%s

USBCTRL_DPRAM:
  _modify:
    "EP1_IN_CONTROL":
      description: "-"
    "EP0_IN_BUFFER_CONTROL":
      description: "-"

  _array:
    "EP*_IN_BUFFER_CONTROL,EP*_OUT_BUFFER_CONTROL":
        _start_from_zero: true
        name: "EP_BUFFER_CONTROL%s"
    "EP*_IN_CONTROL,EP*_OUT_CONTROL":
        _start_from_zero: true
        name: "EP_CONTROL%s"

_add:
  SW_IRQ:
    description: Virtual Peripheral to access unused NVIC software interrupts
    baseAddress: 0
    interrupts:
      sw0_irq:
        description: "Software IRQ 0"
        value: 26
      sw1_irq:
        description: "Software IRQ 1"
        value: 27
      sw2_irq:
        description: "Software IRQ 2"
        value: 28
      sw3_irq:
        description: "Software IRQ 3"
        value: 29
      sw4_irq:
        description: "Software IRQ 4"
        value: 30
      sw5_irq:
        description: "Software IRQ 5"
        value: 31
