# multiplier8x8
Verilog design training using Intel FPGA organized by IDEC. (2022.10.25-2022.10.28)


![image](https://user-images.githubusercontent.com/76850241/236697549-d75c57d7-7c58-4f5c-b923-3e5c54988368.png)
wire all module
![KakaoTalk_20230508_040716608](https://user-images.githubusercontent.com/76850241/236697693-1909ed23-7410-4e2f-bada-8c9fe12e1196.jpg)

waveform in Modelsim

![수정3](https://user-images.githubusercontent.com/76850241/236698270-32199562-ab33-40d1-b6f4-88f7b9dc38e0.PNG)









<FPGA PWM>
 I controled LED, Seven segment, Button using intel FPGA, Altera DE1-Soc board

 ![image](https://user-images.githubusercontent.com/76850241/236698178-a5ad4f1f-9b3b-4aa2-a1c4-c10850fb5f70.png)

 
 alloacted pins
  ![image](https://user-images.githubusercontent.com/76850241/236698067-1279114f-77b3-4e4f-a384-6d5daa12c023.png)
  
  check pin location
  
  
upload code to board and Start
![image](https://user-images.githubusercontent.com/76850241/236698121-d240097a-f198-475c-9b93-90f9675d5657.png)

