#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26dbff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26aa320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x26b1a90 .functor NOT 1, L_0x2707cf0, C4<0>, C4<0>, C4<0>;
L_0x2707ad0 .functor XOR 2, L_0x2707970, L_0x2707a30, C4<00>, C4<00>;
L_0x2707be0 .functor XOR 2, L_0x2707ad0, L_0x2707b40, C4<00>, C4<00>;
v0x2704450_0 .net *"_ivl_10", 1 0, L_0x2707b40;  1 drivers
v0x2704550_0 .net *"_ivl_12", 1 0, L_0x2707be0;  1 drivers
v0x2704630_0 .net *"_ivl_2", 1 0, L_0x27078d0;  1 drivers
v0x27046f0_0 .net *"_ivl_4", 1 0, L_0x2707970;  1 drivers
v0x27047d0_0 .net *"_ivl_6", 1 0, L_0x2707a30;  1 drivers
v0x2704900_0 .net *"_ivl_8", 1 0, L_0x2707ad0;  1 drivers
v0x27049e0_0 .net "a", 0 0, v0x2702390_0;  1 drivers
v0x2704a80_0 .net "b", 0 0, v0x2702430_0;  1 drivers
v0x2704b20_0 .net "c", 0 0, v0x27024d0_0;  1 drivers
v0x2704bc0_0 .var "clk", 0 0;
v0x2704c60_0 .net "d", 0 0, v0x2702610_0;  1 drivers
v0x2704d00_0 .net "out_pos_dut", 0 0, L_0x2707740;  1 drivers
v0x2704da0_0 .net "out_pos_ref", 0 0, L_0x27063e0;  1 drivers
v0x2704e40_0 .net "out_sop_dut", 0 0, L_0x2706c50;  1 drivers
v0x2704ee0_0 .net "out_sop_ref", 0 0, L_0x26dd500;  1 drivers
v0x2704f80_0 .var/2u "stats1", 223 0;
v0x2705020_0 .var/2u "strobe", 0 0;
v0x27051d0_0 .net "tb_match", 0 0, L_0x2707cf0;  1 drivers
v0x27052a0_0 .net "tb_mismatch", 0 0, L_0x26b1a90;  1 drivers
v0x2705340_0 .net "wavedrom_enable", 0 0, v0x27028e0_0;  1 drivers
v0x2705410_0 .net "wavedrom_title", 511 0, v0x2702980_0;  1 drivers
L_0x27078d0 .concat [ 1 1 0 0], L_0x27063e0, L_0x26dd500;
L_0x2707970 .concat [ 1 1 0 0], L_0x27063e0, L_0x26dd500;
L_0x2707a30 .concat [ 1 1 0 0], L_0x2707740, L_0x2706c50;
L_0x2707b40 .concat [ 1 1 0 0], L_0x27063e0, L_0x26dd500;
L_0x2707cf0 .cmp/eeq 2, L_0x27078d0, L_0x2707be0;
S_0x26ae7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x26aa320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x26b1e70 .functor AND 1, v0x27024d0_0, v0x2702610_0, C4<1>, C4<1>;
L_0x26b2250 .functor NOT 1, v0x2702390_0, C4<0>, C4<0>, C4<0>;
L_0x26b2630 .functor NOT 1, v0x2702430_0, C4<0>, C4<0>, C4<0>;
L_0x26b28b0 .functor AND 1, L_0x26b2250, L_0x26b2630, C4<1>, C4<1>;
L_0x26c9af0 .functor AND 1, L_0x26b28b0, v0x27024d0_0, C4<1>, C4<1>;
L_0x26dd500 .functor OR 1, L_0x26b1e70, L_0x26c9af0, C4<0>, C4<0>;
L_0x2705860 .functor NOT 1, v0x2702430_0, C4<0>, C4<0>, C4<0>;
L_0x27058d0 .functor OR 1, L_0x2705860, v0x2702610_0, C4<0>, C4<0>;
L_0x27059e0 .functor AND 1, v0x27024d0_0, L_0x27058d0, C4<1>, C4<1>;
L_0x2705aa0 .functor NOT 1, v0x2702390_0, C4<0>, C4<0>, C4<0>;
L_0x2705b70 .functor OR 1, L_0x2705aa0, v0x2702430_0, C4<0>, C4<0>;
L_0x2705be0 .functor AND 1, L_0x27059e0, L_0x2705b70, C4<1>, C4<1>;
L_0x2705d60 .functor NOT 1, v0x2702430_0, C4<0>, C4<0>, C4<0>;
L_0x2705dd0 .functor OR 1, L_0x2705d60, v0x2702610_0, C4<0>, C4<0>;
L_0x2705cf0 .functor AND 1, v0x27024d0_0, L_0x2705dd0, C4<1>, C4<1>;
L_0x2705f60 .functor NOT 1, v0x2702390_0, C4<0>, C4<0>, C4<0>;
L_0x2706060 .functor OR 1, L_0x2705f60, v0x2702610_0, C4<0>, C4<0>;
L_0x2706120 .functor AND 1, L_0x2705cf0, L_0x2706060, C4<1>, C4<1>;
L_0x27062d0 .functor XNOR 1, L_0x2705be0, L_0x2706120, C4<0>, C4<0>;
v0x26b13c0_0 .net *"_ivl_0", 0 0, L_0x26b1e70;  1 drivers
v0x26b17c0_0 .net *"_ivl_12", 0 0, L_0x2705860;  1 drivers
v0x26b1ba0_0 .net *"_ivl_14", 0 0, L_0x27058d0;  1 drivers
v0x26b1f80_0 .net *"_ivl_16", 0 0, L_0x27059e0;  1 drivers
v0x26b2360_0 .net *"_ivl_18", 0 0, L_0x2705aa0;  1 drivers
v0x26b2740_0 .net *"_ivl_2", 0 0, L_0x26b2250;  1 drivers
v0x26b29c0_0 .net *"_ivl_20", 0 0, L_0x2705b70;  1 drivers
v0x2700900_0 .net *"_ivl_24", 0 0, L_0x2705d60;  1 drivers
v0x27009e0_0 .net *"_ivl_26", 0 0, L_0x2705dd0;  1 drivers
v0x2700ac0_0 .net *"_ivl_28", 0 0, L_0x2705cf0;  1 drivers
v0x2700ba0_0 .net *"_ivl_30", 0 0, L_0x2705f60;  1 drivers
v0x2700c80_0 .net *"_ivl_32", 0 0, L_0x2706060;  1 drivers
v0x2700d60_0 .net *"_ivl_36", 0 0, L_0x27062d0;  1 drivers
L_0x7fd066fe8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2700e20_0 .net *"_ivl_38", 0 0, L_0x7fd066fe8018;  1 drivers
v0x2700f00_0 .net *"_ivl_4", 0 0, L_0x26b2630;  1 drivers
v0x2700fe0_0 .net *"_ivl_6", 0 0, L_0x26b28b0;  1 drivers
v0x27010c0_0 .net *"_ivl_8", 0 0, L_0x26c9af0;  1 drivers
v0x27011a0_0 .net "a", 0 0, v0x2702390_0;  alias, 1 drivers
v0x2701260_0 .net "b", 0 0, v0x2702430_0;  alias, 1 drivers
v0x2701320_0 .net "c", 0 0, v0x27024d0_0;  alias, 1 drivers
v0x27013e0_0 .net "d", 0 0, v0x2702610_0;  alias, 1 drivers
v0x27014a0_0 .net "out_pos", 0 0, L_0x27063e0;  alias, 1 drivers
v0x2701560_0 .net "out_sop", 0 0, L_0x26dd500;  alias, 1 drivers
v0x2701620_0 .net "pos0", 0 0, L_0x2705be0;  1 drivers
v0x27016e0_0 .net "pos1", 0 0, L_0x2706120;  1 drivers
L_0x27063e0 .functor MUXZ 1, L_0x7fd066fe8018, L_0x2705be0, L_0x27062d0, C4<>;
S_0x2701860 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x26aa320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2702390_0 .var "a", 0 0;
v0x2702430_0 .var "b", 0 0;
v0x27024d0_0 .var "c", 0 0;
v0x2702570_0 .net "clk", 0 0, v0x2704bc0_0;  1 drivers
v0x2702610_0 .var "d", 0 0;
v0x2702700_0 .var/2u "fail", 0 0;
v0x27027a0_0 .var/2u "fail1", 0 0;
v0x2702840_0 .net "tb_match", 0 0, L_0x2707cf0;  alias, 1 drivers
v0x27028e0_0 .var "wavedrom_enable", 0 0;
v0x2702980_0 .var "wavedrom_title", 511 0;
E_0x26bd3b0/0 .event negedge, v0x2702570_0;
E_0x26bd3b0/1 .event posedge, v0x2702570_0;
E_0x26bd3b0 .event/or E_0x26bd3b0/0, E_0x26bd3b0/1;
S_0x2701b90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2701860;
 .timescale -12 -12;
v0x2701dd0_0 .var/2s "i", 31 0;
E_0x26bd250 .event posedge, v0x2702570_0;
S_0x2701ed0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2701860;
 .timescale -12 -12;
v0x27020d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27021b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2701860;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2702b60 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x26aa320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2706590 .functor AND 1, v0x27024d0_0, v0x2702610_0, C4<1>, C4<1>;
L_0x2706840 .functor NOT 1, v0x2702390_0, C4<0>, C4<0>, C4<0>;
L_0x27068d0 .functor NOT 1, v0x2702430_0, C4<0>, C4<0>, C4<0>;
L_0x2706a50 .functor AND 1, L_0x2706840, L_0x27068d0, C4<1>, C4<1>;
L_0x2706b90 .functor AND 1, L_0x2706a50, v0x27024d0_0, C4<1>, C4<1>;
L_0x2706c50 .functor OR 1, L_0x2706590, L_0x2706b90, C4<0>, C4<0>;
L_0x2706df0 .functor NOT 1, v0x2702430_0, C4<0>, C4<0>, C4<0>;
L_0x2706e60 .functor OR 1, L_0x2706df0, v0x2702610_0, C4<0>, C4<0>;
L_0x2706f70 .functor AND 1, v0x27024d0_0, L_0x2706e60, C4<1>, C4<1>;
L_0x2707030 .functor NOT 1, v0x2702390_0, C4<0>, C4<0>, C4<0>;
L_0x2707210 .functor AND 1, L_0x2707030, v0x2702430_0, C4<1>, C4<1>;
L_0x2707280 .functor OR 1, L_0x2706f70, L_0x2707210, C4<0>, C4<0>;
L_0x2707400 .functor NOT 1, v0x2702390_0, C4<0>, C4<0>, C4<0>;
L_0x2707470 .functor OR 1, L_0x2707400, v0x2702610_0, C4<0>, C4<0>;
L_0x2707390 .functor AND 1, v0x27024d0_0, L_0x2707470, C4<1>, C4<1>;
v0x2702d20_0 .net *"_ivl_12", 0 0, L_0x2706df0;  1 drivers
v0x2702e00_0 .net *"_ivl_14", 0 0, L_0x2706e60;  1 drivers
v0x2702ee0_0 .net *"_ivl_16", 0 0, L_0x2706f70;  1 drivers
v0x2702fd0_0 .net *"_ivl_18", 0 0, L_0x2707030;  1 drivers
v0x27030b0_0 .net *"_ivl_2", 0 0, L_0x2706840;  1 drivers
v0x27031e0_0 .net *"_ivl_20", 0 0, L_0x2707210;  1 drivers
v0x27032c0_0 .net *"_ivl_24", 0 0, L_0x2707400;  1 drivers
v0x27033a0_0 .net *"_ivl_26", 0 0, L_0x2707470;  1 drivers
v0x2703480_0 .net *"_ivl_30", 0 0, L_0x2707600;  1 drivers
L_0x7fd066fe8060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27035d0_0 .net *"_ivl_32", 0 0, L_0x7fd066fe8060;  1 drivers
v0x27036b0_0 .net *"_ivl_4", 0 0, L_0x27068d0;  1 drivers
v0x2703790_0 .net *"_ivl_6", 0 0, L_0x2706a50;  1 drivers
v0x2703870_0 .net "a", 0 0, v0x2702390_0;  alias, 1 drivers
v0x2703910_0 .net "b", 0 0, v0x2702430_0;  alias, 1 drivers
v0x2703a00_0 .net "c", 0 0, v0x27024d0_0;  alias, 1 drivers
v0x2703af0_0 .net "d", 0 0, v0x2702610_0;  alias, 1 drivers
v0x2703be0_0 .net "out_pos", 0 0, L_0x2707740;  alias, 1 drivers
v0x2703db0_0 .net "out_sop", 0 0, L_0x2706c50;  alias, 1 drivers
v0x2703e70_0 .net "pos_0", 0 0, L_0x2707280;  1 drivers
v0x2703f30_0 .net "pos_1", 0 0, L_0x2707390;  1 drivers
v0x2703ff0_0 .net "sop_1", 0 0, L_0x2706590;  1 drivers
v0x27040b0_0 .net "sop_2", 0 0, L_0x2706b90;  1 drivers
L_0x2707600 .cmp/eeq 1, L_0x2707280, L_0x2707390;
L_0x2707740 .functor MUXZ 1, L_0x7fd066fe8060, L_0x2707280, L_0x2707600, C4<>;
S_0x2704230 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x26aa320;
 .timescale -12 -12;
E_0x26a69f0 .event anyedge, v0x2705020_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2705020_0;
    %nor/r;
    %assign/vec4 v0x2705020_0, 0;
    %wait E_0x26a69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2701860;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2702700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27027a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2701860;
T_4 ;
    %wait E_0x26bd3b0;
    %load/vec4 v0x2702840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2702700_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2701860;
T_5 ;
    %wait E_0x26bd250;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2702610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27024d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702430_0, 0;
    %assign/vec4 v0x2702390_0, 0;
    %wait E_0x26bd250;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2702610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27024d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702430_0, 0;
    %assign/vec4 v0x2702390_0, 0;
    %wait E_0x26bd250;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2702610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27024d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702430_0, 0;
    %assign/vec4 v0x2702390_0, 0;
    %wait E_0x26bd250;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2702610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27024d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702430_0, 0;
    %assign/vec4 v0x2702390_0, 0;
    %wait E_0x26bd250;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2702610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27024d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702430_0, 0;
    %assign/vec4 v0x2702390_0, 0;
    %wait E_0x26bd250;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2702610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27024d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702430_0, 0;
    %assign/vec4 v0x2702390_0, 0;
    %wait E_0x26bd250;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2702610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27024d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702430_0, 0;
    %assign/vec4 v0x2702390_0, 0;
    %wait E_0x26bd250;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2702610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27024d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702430_0, 0;
    %assign/vec4 v0x2702390_0, 0;
    %wait E_0x26bd250;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2702610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27024d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702430_0, 0;
    %assign/vec4 v0x2702390_0, 0;
    %wait E_0x26bd250;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2702610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27024d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702430_0, 0;
    %assign/vec4 v0x2702390_0, 0;
    %wait E_0x26bd250;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2702610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27024d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702430_0, 0;
    %assign/vec4 v0x2702390_0, 0;
    %wait E_0x26bd250;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2702610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27024d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702430_0, 0;
    %assign/vec4 v0x2702390_0, 0;
    %wait E_0x26bd250;
    %load/vec4 v0x2702700_0;
    %store/vec4 v0x27027a0_0, 0, 1;
    %fork t_1, S_0x2701b90;
    %jmp t_0;
    .scope S_0x2701b90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2701dd0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2701dd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x26bd250;
    %load/vec4 v0x2701dd0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2702610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27024d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702430_0, 0;
    %assign/vec4 v0x2702390_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2701dd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2701dd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2701860;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26bd3b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2702610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27024d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2702430_0, 0;
    %assign/vec4 v0x2702390_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2702700_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x27027a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x26aa320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2704bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2705020_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x26aa320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2704bc0_0;
    %inv;
    %store/vec4 v0x2704bc0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x26aa320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2702570_0, v0x27052a0_0, v0x27049e0_0, v0x2704a80_0, v0x2704b20_0, v0x2704c60_0, v0x2704ee0_0, v0x2704e40_0, v0x2704da0_0, v0x2704d00_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x26aa320;
T_9 ;
    %load/vec4 v0x2704f80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2704f80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2704f80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2704f80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2704f80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2704f80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2704f80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2704f80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2704f80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2704f80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x26aa320;
T_10 ;
    %wait E_0x26bd3b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2704f80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2704f80_0, 4, 32;
    %load/vec4 v0x27051d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2704f80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2704f80_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2704f80_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2704f80_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2704ee0_0;
    %load/vec4 v0x2704ee0_0;
    %load/vec4 v0x2704e40_0;
    %xor;
    %load/vec4 v0x2704ee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2704f80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2704f80_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2704f80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2704f80_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2704da0_0;
    %load/vec4 v0x2704da0_0;
    %load/vec4 v0x2704d00_0;
    %xor;
    %load/vec4 v0x2704da0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2704f80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2704f80_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2704f80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2704f80_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/ece241_2013_q2/iter0/response14/top_module.sv";
