
fapo.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002e  00800100  00001cbc  00001d50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001cbc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000024  0080012e  0080012e  00001d7e  2**0
                  ALLOC
  3 .stab         00002ec8  00000000  00000000  00001d80  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000cea  00000000  00000000  00004c48  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  00005932  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000288  00000000  00000000  00005961  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000025df  00000000  00000000  00005be9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000bee  00000000  00000000  000081c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001352  00000000  00000000  00008db6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000834  00000000  00000000  0000a108  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000963  00000000  00000000  0000a93c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001fd6  00000000  00000000  0000b29f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000220  00000000  00000000  0000d275  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 04 04 	jmp	0x808	; 0x808 <__vector_3>
      10:	0c 94 27 04 	jmp	0x84e	; 0x84e <__vector_4>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 7e 04 	jmp	0x8fc	; 0x8fc <__vector_9>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 a2 03 	jmp	0x744	; 0x744 <__vector_16>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	ec eb       	ldi	r30, 0xBC	; 188
      7c:	fc e1       	ldi	r31, 0x1C	; 28
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	ae 32       	cpi	r26, 0x2E	; 46
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	21 e0       	ldi	r18, 0x01	; 1
      8c:	ae e2       	ldi	r26, 0x2E	; 46
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a2 35       	cpi	r26, 0x52	; 82
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 67 07 	call	0xece	; 0xece <main>
      9e:	0c 94 5c 0e 	jmp	0x1cb8	; 0x1cb8 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <keeloq_encrypt>:
		nlfshift = *code & 1;
		if (*code & 256) nlfshift |= 2;
		if (*code & 0x080000) nlfshift |= 4;
		nlfind = (*code & 0x2000000) ? 1 : 0;
		if (*code & 0x40000000) nlfind |= 2;
		r = (NLF[nlfind] >> nlfshift) & 1;
      a6:	2f 92       	push	r2
      a8:	3f 92       	push	r3
      aa:	4f 92       	push	r4
      ac:	5f 92       	push	r5
      ae:	6f 92       	push	r6
      b0:	7f 92       	push	r7
      b2:	8f 92       	push	r8
      b4:	9f 92       	push	r9
      b6:	af 92       	push	r10
      b8:	bf 92       	push	r11
      ba:	cf 92       	push	r12
      bc:	df 92       	push	r13
      be:	ef 92       	push	r14
      c0:	ff 92       	push	r15
		if (*key & 0x8000) r ^= 1;
      c2:	0f 93       	push	r16
      c4:	1f 93       	push	r17
      c6:	cf 93       	push	r28
      c8:	df 93       	push	r29
      ca:	cd b7       	in	r28, 0x3d	; 61
      cc:	de b7       	in	r29, 0x3e	; 62
      ce:	2c 97       	sbiw	r28, 0x0c	; 12
      d0:	0f b6       	in	r0, 0x3f	; 63
      d2:	f8 94       	cli
      d4:	de bf       	out	0x3e, r29	; 62
      d6:	0f be       	out	0x3f, r0	; 63
      d8:	cd bf       	out	0x3d, r28	; 61
      da:	9a 83       	std	Y+2, r25	; 0x02
      dc:	89 83       	std	Y+1, r24	; 0x01
      de:	fb 01       	movw	r30, r22
      e0:	b0 81       	ld	r27, Z
      e2:	bb 83       	std	Y+3, r27	; 0x03
      e4:	b1 81       	ldd	r27, Z+1	; 0x01
      e6:	bc 83       	std	Y+4, r27	; 0x04
      e8:	b2 81       	ldd	r27, Z+2	; 0x02
      ea:	bd 83       	std	Y+5, r27	; 0x05
      ec:	b3 81       	ldd	r27, Z+3	; 0x03
      ee:	be 83       	std	Y+6, r27	; 0x06
		if (*code & 0x80000000) r ^= 1;
      f0:	b4 81       	ldd	r27, Z+4	; 0x04
      f2:	bf 83       	std	Y+7, r27	; 0x07
      f4:	b5 81       	ldd	r27, Z+5	; 0x05
      f6:	b8 87       	std	Y+8, r27	; 0x08
		if (*code & 0x8000) r ^= 1;
      f8:	b6 81       	ldd	r27, Z+6	; 0x06
      fa:	b9 87       	std	Y+9, r27	; 0x09
      fc:	b7 81       	ldd	r27, Z+7	; 0x07
      fe:	ba 87       	std	Y+10, r27	; 0x0a
		tmp = *key >> 63; *key <<= 1; *key |= tmp; //rotate key
     100:	bb 80       	ldd	r11, Y+3	; 0x03
     102:	cc 80       	ldd	r12, Y+4	; 0x04
     104:	dd 80       	ldd	r13, Y+5	; 0x05
     106:	ee 80       	ldd	r14, Y+6	; 0x06
     108:	ff 80       	ldd	r15, Y+7	; 0x07
     10a:	18 85       	ldd	r17, Y+8	; 0x08
     10c:	89 85       	ldd	r24, Y+9	; 0x09
     10e:	2b 2e       	mov	r2, r27
     110:	a0 e1       	ldi	r26, 0x10	; 16
     112:	b0 e0       	ldi	r27, 0x00	; 0
     114:	8b 87       	std	Y+11, r24	; 0x0b
     116:	2b 2d       	mov	r18, r11
     118:	3c 2d       	mov	r19, r12
     11a:	4d 2d       	mov	r20, r13
     11c:	5e 2d       	mov	r21, r14
     11e:	6f 2d       	mov	r22, r15
     120:	71 2f       	mov	r23, r17
     122:	8b 85       	ldd	r24, Y+11	; 0x0b
     124:	92 2d       	mov	r25, r2
     126:	01 e0       	ldi	r16, 0x01	; 1
     128:	0e 94 05 0b 	call	0x160a	; 0x160a <__ashldi3>
     12c:	32 2e       	mov	r3, r18
     12e:	43 2e       	mov	r4, r19
     130:	54 2e       	mov	r5, r20
     132:	65 2e       	mov	r6, r21
     134:	76 2e       	mov	r7, r22
     136:	87 2e       	mov	r8, r23
     138:	98 2e       	mov	r9, r24
     13a:	a9 2e       	mov	r10, r25
     13c:	2b 2d       	mov	r18, r11
     13e:	3c 2d       	mov	r19, r12
		*code <<= 1; *code |= r; //shift code
     140:	4d 2d       	mov	r20, r13
     142:	5e 2d       	mov	r21, r14
     144:	6f 2d       	mov	r22, r15
     146:	71 2f       	mov	r23, r17
     148:	8b 85       	ldd	r24, Y+11	; 0x0b
     14a:	92 2d       	mov	r25, r2
     14c:	0f e3       	ldi	r16, 0x3F	; 63
     14e:	0e 94 14 0b 	call	0x1628	; 0x1628 <__lshrdi3>
     152:	b2 2e       	mov	r11, r18
     154:	b3 28       	or	r11, r3
     156:	c4 2c       	mov	r12, r4
     158:	d5 2c       	mov	r13, r5
     15a:	e6 2c       	mov	r14, r6
     15c:	f7 2c       	mov	r15, r7
     15e:	18 2d       	mov	r17, r8
     160:	9b 86       	std	Y+11, r9	; 0x0b
     162:	2a 2c       	mov	r2, r10
     164:	11 97       	sbiw	r26, 0x01	; 1
     166:	b9 f6       	brne	.-82     	; 0x116 <keeloq_encrypt+0x70>
     168:	b0 82       	st	Z, r11
     16a:	41 82       	std	Z+1, r4	; 0x01
     16c:	52 82       	std	Z+2, r5	; 0x02
     16e:	63 82       	std	Z+3, r6	; 0x03
     170:	74 82       	std	Z+4, r7	; 0x04
void keeloq_decrypt(uint32_t* code, uint64_t* key)
{
	uint16_t i;
	uint64_t keybak;
	keybak = *key;
	for (i = 0; i < 528; ++i)
     172:	85 82       	std	Z+5, r8	; 0x05
     174:	96 82       	std	Z+6, r9	; 0x06
     176:	a7 82       	std	Z+7, r10	; 0x07
		if (*code & 0x80000000) r ^= 1;
		if (*code & 0x8000) r ^= 1;
		tmp = *key >> 63; *key <<= 1; *key |= tmp; //rotate key
		*code <<= 1; *code |= r; //shift code
	}
	*key = keybak;
     178:	68 94       	set
     17a:	ee 24       	eor	r14, r14
     17c:	e4 f8       	bld	r14, 4
     17e:	ff 24       	eor	r15, r15
     180:	f1 f8       	bld	r15, 1
     182:	a9 81       	ldd	r26, Y+1	; 0x01
     184:	ba 81       	ldd	r27, Y+2	; 0x02
     186:	4d 90       	ld	r4, X+
     188:	5d 90       	ld	r5, X+
     18a:	6d 90       	ld	r6, X+
     18c:	7c 90       	ld	r7, X
     18e:	d3 01       	movw	r26, r6
     190:	c2 01       	movw	r24, r4
     192:	b6 95       	lsr	r27
     194:	a7 95       	ror	r26
     196:	97 95       	ror	r25
}
     198:	87 95       	ror	r24
     19a:	48 2f       	mov	r20, r24
     19c:	41 70       	andi	r20, 0x01	; 1
     19e:	51 fc       	sbrc	r5, 1
     1a0:	42 60       	ori	r20, 0x02	; 2
     1a2:	64 fc       	sbrc	r6, 4
     1a4:	44 60       	ori	r20, 0x04	; 4
     1a6:	d3 01       	movw	r26, r6
     1a8:	c2 01       	movw	r24, r4
     1aa:	07 2e       	mov	r0, r23
     1ac:	7a e1       	ldi	r23, 0x1A	; 26
     1ae:	b6 95       	lsr	r27
     1b0:	a7 95       	ror	r26
     1b2:	97 95       	ror	r25
     1b4:	87 95       	ror	r24
     1b6:	7a 95       	dec	r23
     1b8:	d1 f7       	brne	.-12     	; 0x1ae <keeloq_encrypt+0x108>
     1ba:	70 2d       	mov	r23, r0
     1bc:	81 70       	andi	r24, 0x01	; 1
     1be:	77 20       	and	r7, r7
     1c0:	0c f4       	brge	.+2      	; 0x1c4 <keeloq_encrypt+0x11e>
     1c2:	82 60       	ori	r24, 0x02	; 2
     1c4:	a8 2f       	mov	r26, r24
     1c6:	b0 e0       	ldi	r27, 0x00	; 0
     1c8:	a5 5f       	subi	r26, 0xF5	; 245
		nlfshift = *code & 2 ? 1 : 0;
		if (*code & 512) nlfshift |= 2;
		if (*code & 0x100000) nlfshift |= 4;
		nlfind = (*code & 0x4000000) ? 1 : 0;
		if (*code & 0x80000000) nlfind |= 2;
		r = (NLF[nlfind] >> nlfshift) & 1;
     1ca:	be 4f       	sbci	r27, 0xFE	; 254
     1cc:	2c 91       	ld	r18, X
     1ce:	30 e0       	ldi	r19, 0x00	; 0
     1d0:	19 01       	movw	r2, r18
     1d2:	02 c0       	rjmp	.+4      	; 0x1d8 <keeloq_encrypt+0x132>
     1d4:	35 94       	asr	r3
     1d6:	27 94       	ror	r2
     1d8:	4a 95       	dec	r20
     1da:	e2 f7       	brpl	.-8      	; 0x1d4 <keeloq_encrypt+0x12e>
     1dc:	b1 e0       	ldi	r27, 0x01	; 1
     1de:	2b 22       	and	r2, r27
     1e0:	33 24       	eor	r3, r3
		if (*key & 0x10000) r ^= 1;
     1e2:	10 81       	ld	r17, Z
     1e4:	81 80       	ldd	r8, Z+1	; 0x01
     1e6:	b2 81       	ldd	r27, Z+2	; 0x02
     1e8:	93 80       	ldd	r9, Z+3	; 0x03
     1ea:	a4 80       	ldd	r10, Z+4	; 0x04
     1ec:	b5 80       	ldd	r11, Z+5	; 0x05
     1ee:	c6 80       	ldd	r12, Z+6	; 0x06
     1f0:	d7 80       	ldd	r13, Z+7	; 0x07
     1f2:	4b 2f       	mov	r20, r27
     1f4:	41 70       	andi	r20, 0x01	; 1
     1f6:	20 e0       	ldi	r18, 0x00	; 0
     1f8:	30 e0       	ldi	r19, 0x00	; 0
     1fa:	50 e0       	ldi	r21, 0x00	; 0
     1fc:	60 e0       	ldi	r22, 0x00	; 0
     1fe:	70 e0       	ldi	r23, 0x00	; 0
     200:	80 e0       	ldi	r24, 0x00	; 0
     202:	90 e0       	ldi	r25, 0x00	; 0
     204:	a0 e0       	ldi	r26, 0x00	; 0
     206:	0e 94 2c 0b 	call	0x1658	; 0x1658 <__cmpdi2_s8>
     20a:	11 f4       	brne	.+4      	; 0x210 <keeloq_encrypt+0x16a>
		nlfshift = *code & 2 ? 1 : 0;
		if (*code & 512) nlfshift |= 2;
		if (*code & 0x100000) nlfshift |= 4;
		nlfind = (*code & 0x4000000) ? 1 : 0;
		if (*code & 0x80000000) nlfind |= 2;
		r = (NLF[nlfind] >> nlfshift) & 1;
     20c:	2b 86       	std	Y+11, r2	; 0x0b
     20e:	03 c0       	rjmp	.+6      	; 0x216 <keeloq_encrypt+0x170>
		if (*key & 0x10000) r ^= 1;
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	22 26       	eor	r2, r18
     214:	2b 86       	std	Y+11, r2	; 0x0b
		if (*code & 1) r ^= 1;
     216:	40 fe       	sbrs	r4, 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <keeloq_encrypt+0x17c>
     21a:	ab 85       	ldd	r26, Y+11	; 0x0b
     21c:	21 e0       	ldi	r18, 0x01	; 1
     21e:	a2 27       	eor	r26, r18
     220:	ab 87       	std	Y+11, r26	; 0x0b
		if (*code & 0x10000) r ^= 1;
     222:	60 fe       	sbrs	r6, 0
     224:	04 c0       	rjmp	.+8      	; 0x22e <keeloq_encrypt+0x188>
     226:	ab 85       	ldd	r26, Y+11	; 0x0b
     228:	21 e0       	ldi	r18, 0x01	; 1
     22a:	a2 27       	eor	r26, r18
     22c:	ab 87       	std	Y+11, r26	; 0x0b
		tmp = *key & 1; *key >>= 1; *key |= ((uint64_t)tmp) << 63; //rotate key
     22e:	21 2f       	mov	r18, r17
     230:	21 70       	andi	r18, 0x01	; 1
     232:	30 e0       	ldi	r19, 0x00	; 0
     234:	40 e0       	ldi	r20, 0x00	; 0
     236:	50 e0       	ldi	r21, 0x00	; 0
     238:	60 e0       	ldi	r22, 0x00	; 0
     23a:	70 e0       	ldi	r23, 0x00	; 0
     23c:	80 e0       	ldi	r24, 0x00	; 0
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	0f e3       	ldi	r16, 0x3F	; 63
     242:	0e 94 05 0b 	call	0x160a	; 0x160a <__ashldi3>
     246:	22 2e       	mov	r2, r18
     248:	33 2e       	mov	r3, r19
     24a:	44 2e       	mov	r4, r20
     24c:	55 2e       	mov	r5, r21
     24e:	66 2e       	mov	r6, r22
     250:	77 2e       	mov	r7, r23
     252:	8c 87       	std	Y+12, r24	; 0x0c
     254:	a9 2f       	mov	r26, r25
     256:	21 2f       	mov	r18, r17
     258:	38 2d       	mov	r19, r8
     25a:	4b 2f       	mov	r20, r27
     25c:	59 2d       	mov	r21, r9
     25e:	6a 2d       	mov	r22, r10
     260:	7b 2d       	mov	r23, r11
     262:	8c 2d       	mov	r24, r12
     264:	9d 2d       	mov	r25, r13
     266:	01 e0       	ldi	r16, 0x01	; 1
     268:	0e 94 14 0b 	call	0x1628	; 0x1628 <__lshrdi3>
     26c:	22 2a       	or	r2, r18
     26e:	20 82       	st	Z, r2
     270:	33 2a       	or	r3, r19
     272:	31 82       	std	Z+1, r3	; 0x01
     274:	44 2a       	or	r4, r20
     276:	42 82       	std	Z+2, r4	; 0x02
     278:	55 2a       	or	r5, r21
     27a:	53 82       	std	Z+3, r5	; 0x03
     27c:	66 2a       	or	r6, r22
     27e:	64 82       	std	Z+4, r6	; 0x04
     280:	77 2a       	or	r7, r23
     282:	75 82       	std	Z+5, r7	; 0x05
     284:	bc 85       	ldd	r27, Y+12	; 0x0c
     286:	8b 2b       	or	r24, r27
     288:	86 83       	std	Z+6, r24	; 0x06
     28a:	9a 2b       	or	r25, r26
     28c:	97 83       	std	Z+7, r25	; 0x07
		*code >>= 1; *code |= ((uint32_t)r) << 31; //shift code
     28e:	ab 85       	ldd	r26, Y+11	; 0x0b
     290:	4a 2f       	mov	r20, r26
     292:	50 e0       	ldi	r21, 0x00	; 0
     294:	60 e0       	ldi	r22, 0x00	; 0
     296:	70 e0       	ldi	r23, 0x00	; 0
     298:	77 27       	eor	r23, r23
     29a:	46 95       	lsr	r20
     29c:	77 95       	ror	r23
     29e:	66 27       	eor	r22, r22
     2a0:	55 27       	eor	r21, r21
     2a2:	44 27       	eor	r20, r20
     2a4:	a9 81       	ldd	r26, Y+1	; 0x01
     2a6:	ba 81       	ldd	r27, Y+2	; 0x02
     2a8:	8d 90       	ld	r8, X+
     2aa:	9d 90       	ld	r9, X+
     2ac:	ad 90       	ld	r10, X+
     2ae:	bc 90       	ld	r11, X
     2b0:	d5 01       	movw	r26, r10
     2b2:	c4 01       	movw	r24, r8
     2b4:	b6 95       	lsr	r27
     2b6:	a7 95       	ror	r26
     2b8:	97 95       	ror	r25
     2ba:	87 95       	ror	r24
     2bc:	48 2b       	or	r20, r24
     2be:	59 2b       	or	r21, r25
     2c0:	6a 2b       	or	r22, r26
     2c2:	7b 2b       	or	r23, r27
     2c4:	a9 81       	ldd	r26, Y+1	; 0x01
     2c6:	ba 81       	ldd	r27, Y+2	; 0x02
     2c8:	4d 93       	st	X+, r20
     2ca:	5d 93       	st	X+, r21
     2cc:	6d 93       	st	X+, r22
     2ce:	7c 93       	st	X, r23
     2d0:	13 97       	sbiw	r26, 0x03	; 3
     2d2:	b1 e0       	ldi	r27, 0x01	; 1
     2d4:	eb 1a       	sub	r14, r27
     2d6:	f1 08       	sbc	r15, r1
	for (i = 0;i < 16;++i)
	{
		uint8_t tmp; tmp = *key >> 63; *key <<= 1; *key |= tmp;
	}

	for (i = 0; i < 528; ++i)
     2d8:	09 f0       	breq	.+2      	; 0x2dc <keeloq_encrypt+0x236>
     2da:	53 cf       	rjmp	.-346    	; 0x182 <keeloq_encrypt+0xdc>
		if (*code & 1) r ^= 1;
		if (*code & 0x10000) r ^= 1;
		tmp = *key & 1; *key >>= 1; *key |= ((uint64_t)tmp) << 63; //rotate key
		*code >>= 1; *code |= ((uint32_t)r) << 31; //shift code
	}
	*key = keybak;
     2dc:	bb 81       	ldd	r27, Y+3	; 0x03
     2de:	b0 83       	st	Z, r27
     2e0:	bc 81       	ldd	r27, Y+4	; 0x04
     2e2:	b1 83       	std	Z+1, r27	; 0x01
     2e4:	bd 81       	ldd	r27, Y+5	; 0x05
     2e6:	b2 83       	std	Z+2, r27	; 0x02
     2e8:	be 81       	ldd	r27, Y+6	; 0x06
     2ea:	b3 83       	std	Z+3, r27	; 0x03
     2ec:	bf 81       	ldd	r27, Y+7	; 0x07
     2ee:	b4 83       	std	Z+4, r27	; 0x04
     2f0:	b8 85       	ldd	r27, Y+8	; 0x08
     2f2:	b5 83       	std	Z+5, r27	; 0x05
     2f4:	b9 85       	ldd	r27, Y+9	; 0x09
     2f6:	b6 83       	std	Z+6, r27	; 0x06
     2f8:	ba 85       	ldd	r27, Y+10	; 0x0a
     2fa:	b7 83       	std	Z+7, r27	; 0x07
}
     2fc:	2c 96       	adiw	r28, 0x0c	; 12
     2fe:	0f b6       	in	r0, 0x3f	; 63
     300:	f8 94       	cli
     302:	de bf       	out	0x3e, r29	; 62
     304:	0f be       	out	0x3f, r0	; 63
     306:	cd bf       	out	0x3d, r28	; 61
     308:	df 91       	pop	r29
     30a:	cf 91       	pop	r28
     30c:	1f 91       	pop	r17
     30e:	0f 91       	pop	r16
     310:	ff 90       	pop	r15
     312:	ef 90       	pop	r14
     314:	df 90       	pop	r13
     316:	cf 90       	pop	r12
     318:	bf 90       	pop	r11
     31a:	af 90       	pop	r10
     31c:	9f 90       	pop	r9
     31e:	8f 90       	pop	r8
     320:	7f 90       	pop	r7
     322:	6f 90       	pop	r6
     324:	5f 90       	pop	r5
     326:	4f 90       	pop	r4
     328:	3f 90       	pop	r3
     32a:	2f 90       	pop	r2
     32c:	08 95       	ret

0000032e <nrf24l01_readregister>:
uint8_t nrf24l01_readregister(uint8_t reg)
{
	uint8_t result;

	// low CSN
	nrf24l01_CSN_PORT &= ~_BV(nrf24l01_CSN);
     32e:	5f 98       	cbi	0x0b, 7	; 11

	SPI_rw(NRF24L01_CMD_R_REGISTER | (NRF24L01_CMD_REGISTER_MASK & reg));
     330:	8f 71       	andi	r24, 0x1F	; 31
     332:	0e 94 7e 02 	call	0x4fc	; 0x4fc <SPI_rw>
    result = SPI_rw( NRF24L01_CMD_NOP );
     336:	8f ef       	ldi	r24, 0xFF	; 255
     338:	0e 94 7e 02 	call	0x4fc	; 0x4fc <SPI_rw>

	// high CSN
	nrf24l01_CSN_PORT |= _BV(nrf24l01_CSN);
     33c:	5f 9a       	sbi	0x0b, 7	; 11

    return result;
}
     33e:	08 95       	ret

00000340 <nrf24l01_writeregister>:

	return;
}

void nrf24l01_writeregister(uint8_t reg, uint8_t value)
{
     340:	cf 93       	push	r28
     342:	c6 2f       	mov	r28, r22
	// low CSN
	nrf24l01_CSN_PORT &= ~_BV(nrf24l01_CSN);
     344:	5f 98       	cbi	0x0b, 7	; 11

	SPI_rw(NRF24L01_CMD_W_REGISTER | (NRF24L01_CMD_REGISTER_MASK & reg));
     346:	8f 71       	andi	r24, 0x1F	; 31
     348:	80 62       	ori	r24, 0x20	; 32
     34a:	0e 94 7e 02 	call	0x4fc	; 0x4fc <SPI_rw>
	SPI_rw(value); //write register
     34e:	8c 2f       	mov	r24, r28
     350:	0e 94 7e 02 	call	0x4fc	; 0x4fc <SPI_rw>

	// high CSN
	nrf24l01_CSN_PORT |= _BV(nrf24l01_CSN);
     354:	5f 9a       	sbi	0x0b, 7	; 11

	return;
}
     356:	cf 91       	pop	r28
     358:	08 95       	ret

0000035a <nrf24l01_writeregisters>:

void nrf24l01_writeregisters(uint8_t reg, uint8_t *value, uint8_t len)
{
     35a:	ff 92       	push	r15
     35c:	0f 93       	push	r16
     35e:	1f 93       	push	r17
     360:	cf 93       	push	r28
     362:	df 93       	push	r29
     364:	06 2f       	mov	r16, r22
     366:	17 2f       	mov	r17, r23
     368:	f4 2e       	mov	r15, r20
	// low CSN
	nrf24l01_CSN_PORT &= ~_BV(nrf24l01_CSN);
     36a:	5f 98       	cbi	0x0b, 7	; 11

    SPI_rw(NRF24L01_CMD_W_REGISTER | (NRF24L01_CMD_REGISTER_MASK & reg));
     36c:	8f 71       	andi	r24, 0x1F	; 31
     36e:	80 62       	ori	r24, 0x20	; 32
     370:	0e 94 7e 02 	call	0x4fc	; 0x4fc <SPI_rw>
	for(uint8_t i=0; i<len; i++)
     374:	ff 20       	and	r15, r15
     376:	71 f0       	breq	.+28     	; 0x394 <nrf24l01_writeregisters+0x3a>
     378:	c0 2f       	mov	r28, r16
     37a:	d1 2f       	mov	r29, r17
	nrf24l01_CSN_PORT |= _BV(nrf24l01_CSN);

	return;
}

void nrf24l01_writeregisters(uint8_t reg, uint8_t *value, uint8_t len)
     37c:	8e 01       	movw	r16, r28
     37e:	0f 5f       	subi	r16, 0xFF	; 255
     380:	1f 4f       	sbci	r17, 0xFF	; 255
     382:	fa 94       	dec	r15
     384:	0f 0d       	add	r16, r15
     386:	11 1d       	adc	r17, r1
	nrf24l01_CSN_PORT &= ~_BV(nrf24l01_CSN);

    SPI_rw(NRF24L01_CMD_W_REGISTER | (NRF24L01_CMD_REGISTER_MASK & reg));
	for(uint8_t i=0; i<len; i++)
	{
		 SPI_rw(value[i]); //write register
     388:	89 91       	ld	r24, Y+
     38a:	0e 94 7e 02 	call	0x4fc	; 0x4fc <SPI_rw>
{
	// low CSN
	nrf24l01_CSN_PORT &= ~_BV(nrf24l01_CSN);

    SPI_rw(NRF24L01_CMD_W_REGISTER | (NRF24L01_CMD_REGISTER_MASK & reg));
	for(uint8_t i=0; i<len; i++)
     38e:	c0 17       	cp	r28, r16
     390:	d1 07       	cpc	r29, r17
     392:	d1 f7       	brne	.-12     	; 0x388 <nrf24l01_writeregisters+0x2e>
	{
		 SPI_rw(value[i]); //write register
	}

	// high CSN
	nrf24l01_CSN_PORT |= _BV(nrf24l01_CSN);
     394:	5f 9a       	sbi	0x0b, 7	; 11

	return;
}
     396:	df 91       	pop	r29
     398:	cf 91       	pop	r28
     39a:	1f 91       	pop	r17
     39c:	0f 91       	pop	r16
     39e:	ff 90       	pop	r15
     3a0:	08 95       	ret

000003a2 <nrf24l01_setrxaddr0>:

void nrf24l01_setrxaddr0(uint8_t *addr)
{
	nrf24l01_writeregisters(NRF24L01_REG_RX_ADDR_P0, addr, 5);
     3a2:	45 e0       	ldi	r20, 0x05	; 5
     3a4:	bc 01       	movw	r22, r24
     3a6:	8a e0       	ldi	r24, 0x0A	; 10
     3a8:	0e 94 ad 01 	call	0x35a	; 0x35a <nrf24l01_writeregisters>
     3ac:	08 95       	ret

000003ae <nrf24l01_flushRXfifo>:
}

void nrf24l01_flushRXfifo()
{
	// low CSN
	nrf24l01_CSN_PORT &= ~_BV(nrf24l01_CSN);
     3ae:	5f 98       	cbi	0x0b, 7	; 11

	SPI_rw(NRF24L01_CMD_FLUSH_RX);
     3b0:	82 ee       	ldi	r24, 0xE2	; 226
     3b2:	0e 94 7e 02 	call	0x4fc	; 0x4fc <SPI_rw>

	// high CSN
	nrf24l01_CSN_PORT |= _BV(nrf24l01_CSN);
     3b6:	5f 9a       	sbi	0x0b, 7	; 11
     3b8:	08 95       	ret

000003ba <nrf24l01_flushTXfifo>:
}

void nrf24l01_flushTXfifo()
{
	// low CSN
	nrf24l01_CSN_PORT &= ~_BV(nrf24l01_CSN);
     3ba:	5f 98       	cbi	0x0b, 7	; 11

	SPI_rw(NRF24L01_CMD_FLUSH_TX);
     3bc:	81 ee       	ldi	r24, 0xE1	; 225
     3be:	0e 94 7e 02 	call	0x4fc	; 0x4fc <SPI_rw>

	// high CSN
	nrf24l01_CSN_PORT |= _BV(nrf24l01_CSN);
     3c2:	5f 9a       	sbi	0x0b, 7	; 11
     3c4:	08 95       	ret

000003c6 <nrf24l01_setRX>:

void nrf24l01_setRX()
{
	//nrf24l01_setrxaddr(0, nrf24l01_addr0); //restore pipe 0 address

	nrf24l01_writeregister(NRF24L01_REG_CONFIG, nrf24l01_readregister(NRF24L01_REG_CONFIG) | (NRF24L01_REG_PRIM_RX)); //prx mode
     3c6:	80 e0       	ldi	r24, 0x00	; 0
     3c8:	0e 94 97 01 	call	0x32e	; 0x32e <nrf24l01_readregister>
     3cc:	68 2f       	mov	r22, r24
     3ce:	61 60       	ori	r22, 0x01	; 1
     3d0:	80 e0       	ldi	r24, 0x00	; 0
     3d2:	0e 94 a0 01 	call	0x340	; 0x340 <nrf24l01_writeregister>
	nrf24l01_writeregister(NRF24L01_REG_CONFIG, nrf24l01_readregister(NRF24L01_REG_CONFIG) | (NRF24L01_REG_PWR_UP)); //power up
     3d6:	80 e0       	ldi	r24, 0x00	; 0
     3d8:	0e 94 97 01 	call	0x32e	; 0x32e <nrf24l01_readregister>
     3dc:	68 2f       	mov	r22, r24
     3de:	62 60       	ori	r22, 0x02	; 2
     3e0:	80 e0       	ldi	r24, 0x00	; 0
     3e2:	0e 94 a0 01 	call	0x340	; 0x340 <nrf24l01_writeregister>
	nrf24l01_writeregister(NRF24L01_REG_STATUS, (NRF24L01_REG_RX_DR) | (NRF24L01_REG_TX_DS) | (NRF24L01_REG_MAX_RT)); //reset status
     3e6:	60 e7       	ldi	r22, 0x70	; 112
     3e8:	87 e0       	ldi	r24, 0x07	; 7
     3ea:	0e 94 a0 01 	call	0x340	; 0x340 <nrf24l01_writeregister>

	nrf24l01_flushRXfifo(); //flush rx fifo
     3ee:	0e 94 d7 01 	call	0x3ae	; 0x3ae <nrf24l01_flushRXfifo>
	nrf24l01_flushTXfifo(); //flush tx fifo
     3f2:	0e 94 dd 01 	call	0x3ba	; 0x3ba <nrf24l01_flushTXfifo>

	// high CE
	nrf24l01_CE_PORT |= _BV(nrf24l01_CE); // start listening
     3f6:	28 9a       	sbi	0x05, 0	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3f8:	8b e2       	ldi	r24, 0x2B	; 43
     3fa:	91 e0       	ldi	r25, 0x01	; 1
     3fc:	01 97       	sbiw	r24, 0x01	; 1
     3fe:	f1 f7       	brne	.-4      	; 0x3fc <nrf24l01_setRX+0x36>
     400:	00 c0       	rjmp	.+0      	; 0x402 <nrf24l01_setRX+0x3c>
     402:	00 00       	nop
     404:	08 95       	ret

00000406 <nrf24l01_init>:

#include "nrf24l01.h"
#include "../spi/spi.h"

void nrf24l01_init(uint8_t channel)
{
     406:	cf 93       	push	r28
     408:	c8 2f       	mov	r28, r24
	// uC pin directions
	//nrf24l01_IRQ_DDR &= ~(1 << nrf24l01_IRQ);		// input
	nrf24l01_CE_DDR |= (1 << nrf24l01_CE);			// output
     40a:	20 9a       	sbi	0x04, 0	; 4
	nrf24l01_CSN_DDR |= (1 << nrf24l01_CSN);		// output
     40c:	57 9a       	sbi	0x0a, 7	; 10
	// --

	// low CE
	nrf24l01_CE_PORT &= ~_BV(nrf24l01_CE);
     40e:	28 98       	cbi	0x05, 0	; 5
	// high CSN
	nrf24l01_CSN_PORT |= _BV(nrf24l01_CSN);
     410:	5f 9a       	sbi	0x0b, 7	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     412:	8f e0       	ldi	r24, 0x0F	; 15
     414:	97 e2       	ldi	r25, 0x27	; 39
     416:	01 97       	sbiw	r24, 0x01	; 1
     418:	f1 f7       	brne	.-4      	; 0x416 <nrf24l01_init+0x10>
     41a:	00 c0       	rjmp	.+0      	; 0x41c <nrf24l01_init+0x16>
     41c:	00 00       	nop

    _delay_ms(5); //wait for the radio to init

	// CONFIG
	nrf24l01_writeregister(NRF24L01_REG_CONFIG, (NRF24L01_REG_PRIM_RX | NRF24L01_REG_PWR_UP | NRF24L01_REG_CRCO | NRF24L01_REG_EN_CRC));
     41e:	6f e0       	ldi	r22, 0x0F	; 15
     420:	80 e0       	ldi	r24, 0x00	; 0
     422:	0e 94 a0 01 	call	0x340	; 0x340 <nrf24l01_writeregister>

	// EN_AA, only pipe 0
	nrf24l01_writeregister(NRF24L01_REG_EN_AA, NRF24L01_REG_ENAA_P0);
     426:	61 e0       	ldi	r22, 0x01	; 1
     428:	81 e0       	ldi	r24, 0x01	; 1
     42a:	0e 94 a0 01 	call	0x340	; 0x340 <nrf24l01_writeregister>

	// EN_RXADDR
	nrf24l01_writeregister(NRF24L01_REG_EN_RXADDR, NRF24L01_REG_ERX_P0);
     42e:	61 e0       	ldi	r22, 0x01	; 1
     430:	82 e0       	ldi	r24, 0x02	; 2
     432:	0e 94 a0 01 	call	0x340	; 0x340 <nrf24l01_writeregister>

	// SETUP_AW
	nrf24l01_writeregister(NRF24L01_REG_SETUP_AW, 0b00000011); // 5 bytes address width
     436:	63 e0       	ldi	r22, 0x03	; 3
     438:	83 e0       	ldi	r24, 0x03	; 3
     43a:	0e 94 a0 01 	call	0x340	; 0x340 <nrf24l01_writeregister>

	// SETUP_RETR
	nrf24l01_writeregister(NRF24L01_REG_SETUP_RETR, 0b11111111); // maximum retry time and retry count
     43e:	6f ef       	ldi	r22, 0xFF	; 255
     440:	84 e0       	ldi	r24, 0x04	; 4
     442:	0e 94 a0 01 	call	0x340	; 0x340 <nrf24l01_writeregister>

	// RF_CH
	nrf24l01_writeregister(NRF24L01_REG_RF_CH, channel); // RF channel
     446:	6c 2f       	mov	r22, r28
     448:	85 e0       	ldi	r24, 0x05	; 5
     44a:	0e 94 a0 01 	call	0x340	; 0x340 <nrf24l01_writeregister>

	// RF_SETUP
	nrf24l01_writeregister(NRF24L01_REG_RF_SETUP, 0b00100110); // max rf power, 125kbps
     44e:	66 e2       	ldi	r22, 0x26	; 38
     450:	86 e0       	ldi	r24, 0x06	; 6
     452:	0e 94 a0 01 	call	0x340	; 0x340 <nrf24l01_writeregister>

	// TX ADDR - not set here in init()
	//nrf24l01_writeregisters(NRF24L01_REG_TX_ADDR, ?, 5);

	// RX_PW_P0
	nrf24l01_writeregister(NRF24L01_REG_RX_PW_P0, 32); // payload width pipe0 = 32 bytes
     456:	60 e2       	ldi	r22, 0x20	; 32
     458:	81 e1       	ldi	r24, 0x11	; 17
     45a:	0e 94 a0 01 	call	0x340	; 0x340 <nrf24l01_writeregister>

	// DYNPD
	nrf24l01_writeregister(NRF24L01_REG_DYNPD, 0); // no dynamic payload
     45e:	60 e0       	ldi	r22, 0x00	; 0
     460:	8c e1       	ldi	r24, 0x1C	; 28
     462:	0e 94 a0 01 	call	0x340	; 0x340 <nrf24l01_writeregister>

	//set rx mode
	nrf24l01_setRX();
     466:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <nrf24l01_setRX>
}
     46a:	cf 91       	pop	r28
     46c:	08 95       	ret

0000046e <nrf24l01_setTX>:
}

void nrf24l01_setTX()
{
	// low CE
	nrf24l01_CE_PORT &= ~_BV(nrf24l01_CE); // stop listening
     46e:	28 98       	cbi	0x05, 0	; 5

	nrf24l01_writeregister(NRF24L01_REG_CONFIG, nrf24l01_readregister(NRF24L01_REG_CONFIG) & ~(NRF24L01_REG_PRIM_RX)); //ptx mode
     470:	80 e0       	ldi	r24, 0x00	; 0
     472:	0e 94 97 01 	call	0x32e	; 0x32e <nrf24l01_readregister>
     476:	68 2f       	mov	r22, r24
     478:	6e 7f       	andi	r22, 0xFE	; 254
     47a:	80 e0       	ldi	r24, 0x00	; 0
     47c:	0e 94 a0 01 	call	0x340	; 0x340 <nrf24l01_writeregister>
	nrf24l01_writeregister(NRF24L01_REG_CONFIG, nrf24l01_readregister(NRF24L01_REG_CONFIG) | (NRF24L01_REG_PWR_UP)); //power up
     480:	80 e0       	ldi	r24, 0x00	; 0
     482:	0e 94 97 01 	call	0x32e	; 0x32e <nrf24l01_readregister>
     486:	68 2f       	mov	r22, r24
     488:	62 60       	ori	r22, 0x02	; 2
     48a:	80 e0       	ldi	r24, 0x00	; 0
     48c:	0e 94 a0 01 	call	0x340	; 0x340 <nrf24l01_writeregister>
	//nrf24l01_writeregister(NRF24L01_REG_STATUS, (NRF24L01_REG_RX_DR) | (NRF24L01_REG_TX_DS) | (NRF24L01_REG_MAX_RT)); //reset status
	nrf24l01_writeregister(NRF24L01_REG_STATUS, (NRF24L01_REG_TX_DS) | (NRF24L01_REG_MAX_RT)); //reset status
     490:	60 e3       	ldi	r22, 0x30	; 48
     492:	87 e0       	ldi	r24, 0x07	; 7
     494:	0e 94 a0 01 	call	0x340	; 0x340 <nrf24l01_writeregister>

	nrf24l01_flushTXfifo(); //flush tx fifo
     498:	0e 94 dd 01 	call	0x3ba	; 0x3ba <nrf24l01_flushTXfifo>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     49c:	8b e2       	ldi	r24, 0x2B	; 43
     49e:	91 e0       	ldi	r25, 0x01	; 1
     4a0:	01 97       	sbiw	r24, 0x01	; 1
     4a2:	f1 f7       	brne	.-4      	; 0x4a0 <nrf24l01_setTX+0x32>
     4a4:	00 c0       	rjmp	.+0      	; 0x4a6 <nrf24l01_setTX+0x38>
     4a6:	00 00       	nop
     4a8:	08 95       	ret

000004aa <nrf24l01_write>:

	return;
}

void nrf24l01_write(uint8_t *data)
{
     4aa:	0f 93       	push	r16
     4ac:	1f 93       	push	r17
     4ae:	cf 93       	push	r28
     4b0:	df 93       	push	r29
     4b2:	08 2f       	mov	r16, r24
     4b4:	19 2f       	mov	r17, r25
	uint8_t i = 0;
	//uint8_t ret = 0;

	//set tx mode
	nrf24l01_setTX();
     4b6:	0e 94 37 02 	call	0x46e	; 0x46e <nrf24l01_setTX>

	//write data

	// low CSN
	nrf24l01_CSN_PORT &= ~_BV(nrf24l01_CSN);
     4ba:	5f 98       	cbi	0x0b, 7	; 11

	SPI_rw(NRF24L01_CMD_W_TX_PAYLOAD);
     4bc:	80 ea       	ldi	r24, 0xA0	; 160
     4be:	0e 94 7e 02 	call	0x4fc	; 0x4fc <SPI_rw>
     4c2:	c0 2f       	mov	r28, r16
     4c4:	d1 2f       	mov	r29, r17
	for (i=0; i<32; i++)
     4c6:	10 e0       	ldi	r17, 0x00	; 0
	{
		SPI_rw(data[i]);
     4c8:	89 91       	ld	r24, Y+
     4ca:	0e 94 7e 02 	call	0x4fc	; 0x4fc <SPI_rw>

	// low CSN
	nrf24l01_CSN_PORT &= ~_BV(nrf24l01_CSN);

	SPI_rw(NRF24L01_CMD_W_TX_PAYLOAD);
	for (i=0; i<32; i++)
     4ce:	1f 5f       	subi	r17, 0xFF	; 255
     4d0:	10 32       	cpi	r17, 0x20	; 32
     4d2:	d1 f7       	brne	.-12     	; 0x4c8 <nrf24l01_write+0x1e>
	{
		SPI_rw(data[i]);
	}

	// high CSN
	nrf24l01_CSN_PORT |= _BV(nrf24l01_CSN);
     4d4:	5f 9a       	sbi	0x0b, 7	; 11

	//start transmission
	// high CE
	nrf24l01_CE_PORT |= _BV(nrf24l01_CE);
     4d6:	28 9a       	sbi	0x05, 0	; 5
     4d8:	85 e3       	ldi	r24, 0x35	; 53
     4da:	8a 95       	dec	r24
     4dc:	f1 f7       	brne	.-4      	; 0x4da <nrf24l01_write+0x30>
     4de:	00 00       	nop

	_delay_us(20); // 15uS

	// low CE
	nrf24l01_CE_PORT &= ~_BV(nrf24l01_CE);
     4e0:	28 98       	cbi	0x05, 0	; 5

	return ret;
	*/

	return;
}
     4e2:	df 91       	pop	r29
     4e4:	cf 91       	pop	r28
     4e6:	1f 91       	pop	r17
     4e8:	0f 91       	pop	r16
     4ea:	08 95       	ret

000004ec <SPI_init>:
#include "spi.h"

// Init the SPI port
void SPI_init()
{
    SPI_DDR &= (uint8_t)~_BV(SPI_MISO);		// MISO - input
     4ec:	24 98       	cbi	0x04, 4	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_MOSI);		// MOSI - output
     4ee:	23 9a       	sbi	0x04, 3	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_SCK);		// SCK - output
     4f0:	25 9a       	sbi	0x04, 5	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_SS);		// SS - output - must remain OUTPUT !
     4f2:	22 9a       	sbi	0x04, 2	; 4

    SPCR = ((1<<SPE)|               		// SPI Enable
     4f4:	83 e5       	ldi	r24, 0x53	; 83
     4f6:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              		// Master/Slave select
            (1<<SPR1)|(1<<SPR0)|    		// SPI Clock Rate -------- SLOWEST
            (0<<CPOL)|              		// Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             		// Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR = (0<<SPI2X); 						// Double SPI Speed Bit ------- SLOWEST
     4f8:	1d bc       	out	0x2d, r1	; 45
     4fa:	08 95       	ret

000004fc <SPI_rw>:
}

// SPI transfer
uint8_t SPI_rw(uint8_t data)
{
    SPDR = data;
     4fc:	8e bd       	out	0x2e, r24	; 46

    while( !(SPSR & (1<<SPIF)) );
     4fe:	0d b4       	in	r0, 0x2d	; 45
     500:	07 fe       	sbrs	r0, 7
     502:	fd cf       	rjmp	.-6      	; 0x4fe <SPI_rw+0x2>

    return SPDR;
     504:	8e b5       	in	r24, 0x2e	; 46
}
     506:	08 95       	ret

00000508 <uart_init>:
#include "uart.h"

// init the UART registers
void uart_init(uint8_t baudrate)
{
	UBRR0 = baudrate;
     508:	90 e0       	ldi	r25, 0x00	; 0
     50a:	90 93 c5 00 	sts	0x00C5, r25
     50e:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0C = _BV(UCSZ01) | _BV(UCSZ00);	// character size 8 bit
     512:	86 e0       	ldi	r24, 0x06	; 6
     514:	80 93 c2 00 	sts	0x00C2, r24
	UCSR0B = _BV(RXEN0) | _BV(TXEN0);	// receiver and transmitter enabled
     518:	88 e1       	ldi	r24, 0x18	; 24
     51a:	80 93 c1 00 	sts	0x00C1, r24
     51e:	08 95       	ret

00000520 <set_rtc_speed>:

	hacking_attempts_cnt = 0; // we can clear this one now
}

void set_rtc_speed(uint8_t slow) {
	rtc_slow_mode = slow;
     520:	80 93 37 01 	sts	0x0137, r24

	// set prescaller 1024 .. 8second interrupt
	if(slow) {
     524:	88 23       	and	r24, r24
     526:	31 f0       	breq	.+12     	; 0x534 <set_rtc_speed+0x14>
		TCCR2B |= (1<<CS21);
     528:	e1 eb       	ldi	r30, 0xB1	; 177
     52a:	f0 e0       	ldi	r31, 0x00	; 0
     52c:	80 81       	ld	r24, Z
     52e:	82 60       	ori	r24, 0x02	; 2
     530:	80 83       	st	Z, r24
     532:	08 95       	ret
	}
	// set prescaller to 128 .. 1second interrupt
	else {
		TCCR2B &= ~(1<<CS21);
     534:	e1 eb       	ldi	r30, 0xB1	; 177
     536:	f0 e0       	ldi	r31, 0x00	; 0
     538:	80 81       	ld	r24, Z
     53a:	8d 7f       	andi	r24, 0xFD	; 253
     53c:	80 83       	st	Z, r24
     53e:	08 95       	ret

00000540 <police_off>:
	return read_adc_mv(BATT_VOLT_ADMUX_VAL, 47000, 100000, 16);
}

// stop police lights in ISR (if currently running)
void police_off() {
	while(police_lights_busy); // wait until ISR finishes (possibly)
     540:	80 91 44 01 	lds	r24, 0x0144
     544:	81 11       	cpse	r24, r1
     546:	fc cf       	rjmp	.-8      	; 0x540 <police_off>

	police_lights_count = 0; // end it
     548:	10 92 49 01 	sts	0x0149, r1
     54c:	08 95       	ret

0000054e <police_on>:
}

// start police lights in ISR for N times
void police_on(uint8_t times) {
     54e:	cf 93       	push	r28
     550:	c8 2f       	mov	r28, r24
	police_off();
     552:	0e 94 a0 02 	call	0x540	; 0x540 <police_off>

	police_lights_stage = 0;
     556:	10 92 48 01 	sts	0x0148, r1
	police_lights_stage_on_timer = 0;
     55a:	10 92 46 01 	sts	0x0146, r1
     55e:	10 92 45 01 	sts	0x0145, r1
	police_lights_stage_counter = POLICE_LIGHTS_STAGE_COUNT;
     562:	85 e0       	ldi	r24, 0x05	; 5
     564:	80 93 47 01 	sts	0x0147, r24

	police_lights_count = times; // start it
     568:	c0 93 49 01 	sts	0x0149, r28
}
     56c:	cf 91       	pop	r28
     56e:	08 95       	ret

00000570 <update_kl_settings_to_eeprom>:

void update_kl_settings_to_eeprom() {
	// save all working stuff to eeprom, and mark if VALID

	// COUNTERS
	eeprom_update_word((uint16_t *)EEPROM_TX_COUNTER, kl_tx_counter);
     570:	60 91 07 01 	lds	r22, 0x0107
     574:	70 91 08 01 	lds	r23, 0x0108
     578:	86 e1       	ldi	r24, 0x16	; 22
     57a:	90 e0       	ldi	r25, 0x00	; 0
     57c:	0e 94 7f 0d 	call	0x1afe	; 0x1afe <__eeupd_word_m328p>
	eeprom_update_word((uint16_t *)EEPROM_RX_COUNTER, kl_rx_counter);
     580:	60 91 09 01 	lds	r22, 0x0109
     584:	70 91 0a 01 	lds	r23, 0x010A
     588:	82 e1       	ldi	r24, 0x12	; 18
     58a:	90 e0       	ldi	r25, 0x00	; 0
     58c:	0e 94 7f 0d 	call	0x1afe	; 0x1afe <__eeupd_word_m328p>

	// MASTER CRYPT-KEY
	eeprom_update_block((uint64_t *)&kl_master_crypt_key, (uint8_t *)EEPROM_MASTER_CRYPT_KEY, 8);
     590:	48 e0       	ldi	r20, 0x08	; 8
     592:	50 e0       	ldi	r21, 0x00	; 0
     594:	61 e0       	ldi	r22, 0x01	; 1
     596:	70 e0       	ldi	r23, 0x00	; 0
     598:	88 e3       	ldi	r24, 0x38	; 56
     59a:	91 e0       	ldi	r25, 0x01	; 1
     59c:	0e 94 5d 0d 	call	0x1aba	; 0x1aba <__eeupd_block_m328p>

	// say eeprom is valid
	eeprom_update_byte((uint8_t *)EEPROM_MAGIC, EEPROM_MAGIC_VALUE);
     5a0:	6a ea       	ldi	r22, 0xAA	; 170
     5a2:	80 e0       	ldi	r24, 0x00	; 0
     5a4:	90 e0       	ldi	r25, 0x00	; 0
     5a6:	0e 94 6d 0d 	call	0x1ada	; 0x1ada <__eeupd_byte_m328p>
     5aa:	08 95       	ret

000005ac <send_command>:
	police_lights_stage_counter = POLICE_LIGHTS_STAGE_COUNT;

	police_lights_count = times; // start it
}

void send_command(uint16_t command, uint8_t *param, uint8_t param_len) {
     5ac:	bf 92       	push	r11
     5ae:	cf 92       	push	r12
     5b0:	df 92       	push	r13
     5b2:	ef 92       	push	r14
     5b4:	ff 92       	push	r15
     5b6:	0f 93       	push	r16
     5b8:	1f 93       	push	r17
     5ba:	cf 93       	push	r28
     5bc:	df 93       	push	r29
     5be:	cd b7       	in	r28, 0x3d	; 61
     5c0:	de b7       	in	r29, 0x3e	; 62
     5c2:	a4 97       	sbiw	r28, 0x24	; 36
     5c4:	0f b6       	in	r0, 0x3f	; 63
     5c6:	f8 94       	cli
     5c8:	de bf       	out	0x3e, r29	; 62
     5ca:	0f be       	out	0x3f, r0	; 63
     5cc:	cd bf       	out	0x3d, r28	; 61
     5ce:	7c 01       	movw	r14, r24
     5d0:	c6 2e       	mov	r12, r22
     5d2:	d7 2e       	mov	r13, r23
     5d4:	b4 2e       	mov	r11, r20
	// build access code
	uint32_t decrypted = kl_tx_counter; // add counter to lower 2 bytes
     5d6:	40 91 07 01 	lds	r20, 0x0107
     5da:	50 91 08 01 	lds	r21, 0x0108
	decrypted |= ((uint32_t)command) << 16; // add command to upper 2 bytes
     5de:	a0 e0       	ldi	r26, 0x00	; 0
     5e0:	b0 e0       	ldi	r27, 0x00	; 0
     5e2:	dc 01       	movw	r26, r24
     5e4:	99 27       	eor	r25, r25
     5e6:	88 27       	eor	r24, r24
	police_lights_count = times; // start it
}

void send_command(uint16_t command, uint8_t *param, uint8_t param_len) {
	// build access code
	uint32_t decrypted = kl_tx_counter; // add counter to lower 2 bytes
     5e8:	60 e0       	ldi	r22, 0x00	; 0
     5ea:	70 e0       	ldi	r23, 0x00	; 0
	decrypted |= ((uint32_t)command) << 16; // add command to upper 2 bytes
     5ec:	84 2b       	or	r24, r20
     5ee:	95 2b       	or	r25, r21
     5f0:	a6 2b       	or	r26, r22
     5f2:	b7 2b       	or	r27, r23
     5f4:	89 83       	std	Y+1, r24	; 0x01
     5f6:	9a 83       	std	Y+2, r25	; 0x02
     5f8:	ab 83       	std	Y+3, r26	; 0x03
     5fa:	bc 83       	std	Y+4, r27	; 0x04

	// encrypt it
	keeloq_encrypt(&decrypted, (uint64_t *)&kl_master_crypt_key);
     5fc:	68 e3       	ldi	r22, 0x38	; 56
     5fe:	71 e0       	ldi	r23, 0x01	; 1
     600:	ce 01       	movw	r24, r28
     602:	01 96       	adiw	r24, 0x01	; 1
     604:	0e 94 53 00 	call	0xa6	; 0xa6 <keeloq_encrypt>
	// build the tx buffer
	uint8_t tx_buff[32];
	uint8_t *tx_buff_ptr = tx_buff;

	// ACCESS CODE
	memcpy(tx_buff_ptr, &decrypted, 4);
     608:	09 81       	ldd	r16, Y+1	; 0x01
     60a:	1a 81       	ldd	r17, Y+2	; 0x02
     60c:	2b 81       	ldd	r18, Y+3	; 0x03
     60e:	3c 81       	ldd	r19, Y+4	; 0x04
     610:	0d 83       	std	Y+5, r16	; 0x05
     612:	1e 83       	std	Y+6, r17	; 0x06
     614:	2f 83       	std	Y+7, r18	; 0x07
     616:	38 87       	std	Y+8, r19	; 0x08
	tx_buff_ptr+=4;

	// COMMAND
	memcpy(tx_buff_ptr, &command, 2);
     618:	fa 86       	std	Y+10, r15	; 0x0a
     61a:	e9 86       	std	Y+9, r14	; 0x09
	tx_buff_ptr+=2;
     61c:	9e 01       	movw	r18, r28
     61e:	25 5f       	subi	r18, 0xF5	; 245
     620:	3f 4f       	sbci	r19, 0xFF	; 255

	// PARAM
	memcpy(tx_buff_ptr, param, param_len);
     622:	4b 2d       	mov	r20, r11
     624:	50 e0       	ldi	r21, 0x00	; 0
     626:	6c 2d       	mov	r22, r12
     628:	7d 2d       	mov	r23, r13
     62a:	82 2f       	mov	r24, r18
     62c:	93 2f       	mov	r25, r19
     62e:	0e 94 38 0b 	call	0x1670	; 0x1670 <memcpy>
	// tx_buff_ptr+=param_len; // not required

	// send!
	nrf24l01_write(tx_buff);
     632:	ce 01       	movw	r24, r28
     634:	05 96       	adiw	r24, 0x05	; 5
     636:	0e 94 55 02 	call	0x4aa	; 0x4aa <nrf24l01_write>

	// we don't know if it was sent or not... lets try it that way.
	// we can see if package was received by the receiver and then increase the counter.
	kl_tx_counter++;
     63a:	80 91 07 01 	lds	r24, 0x0107
     63e:	90 91 08 01 	lds	r25, 0x0108
     642:	01 96       	adiw	r24, 0x01	; 1
     644:	90 93 08 01 	sts	0x0108, r25
     648:	80 93 07 01 	sts	0x0107, r24
	update_kl_settings_to_eeprom();
     64c:	0e 94 b8 02 	call	0x570	; 0x570 <update_kl_settings_to_eeprom>

	// back to listening
	nrf24l01_setRX();
     650:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <nrf24l01_setRX>
}
     654:	a4 96       	adiw	r28, 0x24	; 36
     656:	0f b6       	in	r0, 0x3f	; 63
     658:	f8 94       	cli
     65a:	de bf       	out	0x3e, r29	; 62
     65c:	0f be       	out	0x3f, r0	; 63
     65e:	cd bf       	out	0x3d, r28	; 61
     660:	df 91       	pop	r29
     662:	cf 91       	pop	r28
     664:	1f 91       	pop	r17
     666:	0f 91       	pop	r16
     668:	ff 90       	pop	r15
     66a:	ef 90       	pop	r14
     66c:	df 90       	pop	r13
     66e:	cf 90       	pop	r12
     670:	bf 90       	pop	r11
     672:	08 95       	ret

00000674 <misc_hw_init>:

}

void misc_hw_init() {
	// nRF Radio IRQ
	setInput(nrf24l01_IRQ_DDR, nrf24l01_IRQ_PIN);
     674:	21 98       	cbi	0x04, 1	; 4
	nrf24l01_IRQ_PORT |= _BV(nrf24l01_IRQ_PIN); 						// turn ON internal pullup
     676:	29 9a       	sbi	0x05, 1	; 5
	nrf24l01_IRQ_PCMSKREG |= _BV(nrf24l01_IRQ_PCINTBIT); 				// set (un-mask) PCINTn pin for interrupt on change
     678:	eb e6       	ldi	r30, 0x6B	; 107
     67a:	f0 e0       	ldi	r31, 0x00	; 0
     67c:	80 81       	ld	r24, Z
     67e:	82 60       	ori	r24, 0x02	; 2
     680:	80 83       	st	Z, r24
	PCICR |= _BV(nrf24l01_IRQ_PCICRBIT); 								// enable wanted PCICR
     682:	e8 e6       	ldi	r30, 0x68	; 104
     684:	f0 e0       	ldi	r31, 0x00	; 0
     686:	80 81       	ld	r24, Z
     688:	81 60       	ori	r24, 0x01	; 1
     68a:	80 83       	st	Z, r24

	// Battery charging indicator
	setInput(BATT_CHRG_DDR, BATT_CHRG_PIN);
     68c:	3b 98       	cbi	0x07, 3	; 7
	BATT_CHRG_PORT |= _BV(BATT_CHRG_PIN); 							// turn ON internal pullup
     68e:	43 9a       	sbi	0x08, 3	; 8
	BATT_CHRG_PCMSKREG |= _BV(BATT_CHRG_PCINTBIT); 					// set (un-mask) PCINTn pin for interrupt on change
     690:	ac e6       	ldi	r26, 0x6C	; 108
     692:	b0 e0       	ldi	r27, 0x00	; 0
     694:	8c 91       	ld	r24, X
     696:	88 60       	ori	r24, 0x08	; 8
     698:	8c 93       	st	X, r24
	PCICR |= _BV(BATT_CHRG_PCICRBIT); 								// enable wanted PCICR
     69a:	80 81       	ld	r24, Z
     69c:	82 60       	ori	r24, 0x02	; 2
     69e:	80 83       	st	Z, r24

	// Temp. sensor shutdown pin
	setOutput(TEMP_SHUT_DDR, TEMP_SHUT_PIN);
     6a0:	38 9a       	sbi	0x07, 0	; 7
	setLow(TEMP_SHUT_PORT, TEMP_SHUT_PIN);				// shutdown by default
     6a2:	40 98       	cbi	0x08, 0	; 8

	// RED LED
	setOutput(LED_RED_DDR, LED_RED_PIN);
     6a4:	55 9a       	sbi	0x0a, 5	; 10
	setLow(LED_RED_PORT, LED_RED_PIN);
     6a6:	5d 98       	cbi	0x0b, 5	; 11

	// BLUE LED
	setOutput(LED_BLUE_DDR, LED_BLUE_PIN);
     6a8:	56 9a       	sbi	0x0a, 6	; 10
	setLow(LED_BLUE_PORT, LED_BLUE_PIN);
     6aa:	5e 98       	cbi	0x0b, 6	; 11

	// Solar panel voltage
	setInput(SOL_VOLT_DDR, SOL_VOLT_PIN);
     6ac:	3d 98       	cbi	0x07, 5	; 7
	SOL_VOLT_DIDR |= SOL_VOLT_DIDR_VAL;
     6ae:	ee e7       	ldi	r30, 0x7E	; 126
     6b0:	f0 e0       	ldi	r31, 0x00	; 0
     6b2:	80 81       	ld	r24, Z
     6b4:	80 62       	ori	r24, 0x20	; 32
     6b6:	80 83       	st	Z, r24

	// Booster voltage
	setInput(BOOST_VOLT_DDR, BOOST_VOLT_PIN);
     6b8:	3c 98       	cbi	0x07, 4	; 7
	SOL_VOLT_DIDR |= SOL_VOLT_DIDR_VAL;
     6ba:	80 81       	ld	r24, Z
     6bc:	80 62       	ori	r24, 0x20	; 32
     6be:	80 83       	st	Z, r24

	// Battery voltage
	setInput(BATT_VOLT_DDR, BATT_VOLT_PIN);
     6c0:	3e 98       	cbi	0x07, 6	; 7
	BOOST_VOLT_DIDR |= BOOST_VOLT_DIDR_VAL;
     6c2:	80 81       	ld	r24, Z
     6c4:	80 61       	ori	r24, 0x10	; 16
     6c6:	80 83       	st	Z, r24

	// Battery voltage
	setInput(BATT_VOLT_DDR, BATT_VOLT_PIN);
     6c8:	3e 98       	cbi	0x07, 6	; 7
	// no DIDR for battery voltage measurement pin

	// Temperature voltage/value
	setInput(TEMP_C_DDR, TEMP_C_PIN);
     6ca:	3a 98       	cbi	0x07, 2	; 7
	TEMP_C_DIDR |= TEMP_C_DIDR_VAL;
     6cc:	80 81       	ld	r24, Z
     6ce:	84 60       	ori	r24, 0x04	; 4
     6d0:	80 83       	st	Z, r24
     6d2:	08 95       	ret

000006d4 <delay_builtin_ms_>:
}

// built-in delay wrapper
void delay_builtin_ms_(uint16_t delay_ms) {
	while(delay_ms--) {
     6d4:	00 97       	sbiw	r24, 0x00	; 0
     6d6:	41 f0       	breq	.+16     	; 0x6e8 <delay_builtin_ms_+0x14>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6d8:	ef ec       	ldi	r30, 0xCF	; 207
     6da:	f7 e0       	ldi	r31, 0x07	; 7
     6dc:	31 97       	sbiw	r30, 0x01	; 1
     6de:	f1 f7       	brne	.-4      	; 0x6dc <delay_builtin_ms_+0x8>
     6e0:	00 c0       	rjmp	.+0      	; 0x6e2 <delay_builtin_ms_+0xe>
     6e2:	00 00       	nop
     6e4:	01 97       	sbiw	r24, 0x01	; 1
     6e6:	c1 f7       	brne	.-16     	; 0x6d8 <delay_builtin_ms_+0x4>
     6e8:	08 95       	ret

000006ea <speed_camera>:
}

// simulates the speed camera flash
void speed_camera()	 {
	for(uint8_t j=0; j<2; j++)	{
		setHigh(LED_RED_PORT, LED_RED_PIN);
     6ea:	5d 9a       	sbi	0x0b, 5	; 11
		delay_builtin_ms_(60);
     6ec:	8c e3       	ldi	r24, 0x3C	; 60
     6ee:	90 e0       	ldi	r25, 0x00	; 0
     6f0:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <delay_builtin_ms_>
		setLow(LED_RED_PORT, LED_RED_PIN);
     6f4:	5d 98       	cbi	0x0b, 5	; 11
		delay_builtin_ms_(60);
     6f6:	8c e3       	ldi	r24, 0x3C	; 60
     6f8:	90 e0       	ldi	r25, 0x00	; 0
     6fa:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <delay_builtin_ms_>
}

// simulates the speed camera flash
void speed_camera()	 {
	for(uint8_t j=0; j<2; j++)	{
		setHigh(LED_RED_PORT, LED_RED_PIN);
     6fe:	5d 9a       	sbi	0x0b, 5	; 11
		delay_builtin_ms_(60);
     700:	8c e3       	ldi	r24, 0x3C	; 60
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <delay_builtin_ms_>
		setLow(LED_RED_PORT, LED_RED_PIN);
     708:	5d 98       	cbi	0x0b, 5	; 11
		delay_builtin_ms_(60);
     70a:	8c e3       	ldi	r24, 0x3C	; 60
     70c:	90 e0       	ldi	r25, 0x00	; 0
     70e:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <delay_builtin_ms_>
	}
	delay_builtin_ms_(500);
     712:	84 ef       	ldi	r24, 0xF4	; 244
     714:	91 e0       	ldi	r25, 0x01	; 1
     716:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <delay_builtin_ms_>

	for(uint8_t j=0; j<2; j++)	{
		setHigh(LED_RED_PORT, LED_RED_PIN);
     71a:	5d 9a       	sbi	0x0b, 5	; 11
		delay_builtin_ms_(60);
     71c:	8c e3       	ldi	r24, 0x3C	; 60
     71e:	90 e0       	ldi	r25, 0x00	; 0
     720:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <delay_builtin_ms_>
		setLow(LED_RED_PORT, LED_RED_PIN);
     724:	5d 98       	cbi	0x0b, 5	; 11
		delay_builtin_ms_(60);
     726:	8c e3       	ldi	r24, 0x3C	; 60
     728:	90 e0       	ldi	r25, 0x00	; 0
     72a:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <delay_builtin_ms_>
		delay_builtin_ms_(60);
	}
	delay_builtin_ms_(500);

	for(uint8_t j=0; j<2; j++)	{
		setHigh(LED_RED_PORT, LED_RED_PIN);
     72e:	5d 9a       	sbi	0x0b, 5	; 11
		delay_builtin_ms_(60);
     730:	8c e3       	ldi	r24, 0x3C	; 60
     732:	90 e0       	ldi	r25, 0x00	; 0
     734:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <delay_builtin_ms_>
		setLow(LED_RED_PORT, LED_RED_PIN);
     738:	5d 98       	cbi	0x0b, 5	; 11
		delay_builtin_ms_(60);
     73a:	8c e3       	ldi	r24, 0x3C	; 60
     73c:	90 e0       	ldi	r25, 0x00	; 0
     73e:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <delay_builtin_ms_>
     742:	08 95       	ret

00000744 <__vector_16>:
//##############################
// Interrupt: TIMER0 OVERFLOW //
//##############################
// set to overflow at 8.192ms milliseconds
ISR(TIMER0_OVF_vect, ISR_NOBLOCK)
{
     744:	78 94       	sei
     746:	1f 92       	push	r1
     748:	0f 92       	push	r0
     74a:	0f b6       	in	r0, 0x3f	; 63
     74c:	0f 92       	push	r0
     74e:	11 24       	eor	r1, r1
     750:	8f 93       	push	r24
     752:	9f 93       	push	r25
	police_lights_busy = 1; // for sync
     754:	81 e0       	ldi	r24, 0x01	; 1
     756:	80 93 44 01 	sts	0x0144, r24

	// blinker ON?
	if(police_lights_count) {
     75a:	80 91 49 01 	lds	r24, 0x0149
     75e:	88 23       	and	r24, r24
     760:	09 f4       	brne	.+2      	; 0x764 <__vector_16+0x20>
     762:	49 c0       	rjmp	.+146    	; 0x7f6 <__vector_16+0xb2>

		// time to toggle the pin?
		// nope
		if(police_lights_stage_on_timer) {
     764:	80 91 45 01 	lds	r24, 0x0145
     768:	90 91 46 01 	lds	r25, 0x0146
     76c:	89 2b       	or	r24, r25
     76e:	51 f0       	breq	.+20     	; 0x784 <__vector_16+0x40>
			police_lights_stage_on_timer--;
     770:	80 91 45 01 	lds	r24, 0x0145
     774:	90 91 46 01 	lds	r25, 0x0146
     778:	01 97       	sbiw	r24, 0x01	; 1
     77a:	90 93 46 01 	sts	0x0146, r25
     77e:	80 93 45 01 	sts	0x0145, r24
     782:	39 c0       	rjmp	.+114    	; 0x7f6 <__vector_16+0xb2>
		}
		// yep
		else {
			// time to change the stage?
			// nope
			if(police_lights_stage_counter) {
     784:	80 91 47 01 	lds	r24, 0x0147
     788:	88 23       	and	r24, r24
     78a:	31 f0       	breq	.+12     	; 0x798 <__vector_16+0x54>
				police_lights_stage_counter--;
     78c:	80 91 47 01 	lds	r24, 0x0147
     790:	81 50       	subi	r24, 0x01	; 1
     792:	80 93 47 01 	sts	0x0147, r24
     796:	13 c0       	rjmp	.+38     	; 0x7be <__vector_16+0x7a>
			}
			// yep
			else {
				// completed one full blink (both stages blinked at least once)
				if(police_lights_stage) {
     798:	80 91 48 01 	lds	r24, 0x0148
     79c:	88 23       	and	r24, r24
     79e:	29 f0       	breq	.+10     	; 0x7aa <__vector_16+0x66>
					police_lights_count--; // full sequence (RED+BLUE) completed
     7a0:	80 91 49 01 	lds	r24, 0x0149
     7a4:	81 50       	subi	r24, 0x01	; 1
     7a6:	80 93 49 01 	sts	0x0149, r24
				}

				police_lights_stage = !police_lights_stage; // change it
     7aa:	90 91 48 01 	lds	r25, 0x0148
     7ae:	81 e0       	ldi	r24, 0x01	; 1
     7b0:	91 11       	cpse	r25, r1
     7b2:	80 e0       	ldi	r24, 0x00	; 0
     7b4:	80 93 48 01 	sts	0x0148, r24
				police_lights_stage_counter = POLICE_LIGHTS_STAGE_COUNT; // reload counter
     7b8:	85 e0       	ldi	r24, 0x05	; 5
     7ba:	80 93 47 01 	sts	0x0147, r24
			}

			// toggle the pin according to the current stage, if there is more to do
			if(police_lights_count) {
     7be:	80 91 49 01 	lds	r24, 0x0149
     7c2:	88 23       	and	r24, r24
     7c4:	b1 f0       	breq	.+44     	; 0x7f2 <__vector_16+0xae>
				if(police_lights_stage) {
     7c6:	80 91 48 01 	lds	r24, 0x0148
     7ca:	88 23       	and	r24, r24
     7cc:	31 f0       	breq	.+12     	; 0x7da <__vector_16+0x96>
					setLow(LED_BLUE_PORT, LED_BLUE_PIN); // keep this one off
     7ce:	5e 98       	cbi	0x0b, 6	; 11
					togglePin(LED_RED_PORT, LED_RED_PIN); // blink this one
     7d0:	9b b1       	in	r25, 0x0b	; 11
     7d2:	80 e2       	ldi	r24, 0x20	; 32
     7d4:	89 27       	eor	r24, r25
     7d6:	8b b9       	out	0x0b, r24	; 11
     7d8:	05 c0       	rjmp	.+10     	; 0x7e4 <__vector_16+0xa0>
				}
				else {
					setLow(LED_RED_PORT, LED_RED_PIN); // keep this one off
     7da:	5d 98       	cbi	0x0b, 5	; 11
					togglePin(LED_BLUE_PORT, LED_BLUE_PIN); // blink this one
     7dc:	9b b1       	in	r25, 0x0b	; 11
     7de:	80 e4       	ldi	r24, 0x40	; 64
     7e0:	89 27       	eor	r24, r25
     7e2:	8b b9       	out	0x0b, r24	; 11
				}

				police_lights_stage_on_timer = POLICE_LIGHTS_STAGE_ON_8MS; // reload timer
     7e4:	85 e0       	ldi	r24, 0x05	; 5
     7e6:	90 e0       	ldi	r25, 0x00	; 0
     7e8:	90 93 46 01 	sts	0x0146, r25
     7ec:	80 93 45 01 	sts	0x0145, r24
     7f0:	02 c0       	rjmp	.+4      	; 0x7f6 <__vector_16+0xb2>
			}
			// this was the last pass? - turn them off finally
			else {
				setLow(LED_RED_PORT, LED_RED_PIN);
     7f2:	5d 98       	cbi	0x0b, 5	; 11
				setLow(LED_BLUE_PORT, LED_BLUE_PIN);
     7f4:	5e 98       	cbi	0x0b, 6	; 11
			}
		}

	}

	police_lights_busy = 0; // for sync
     7f6:	10 92 44 01 	sts	0x0144, r1
}
     7fa:	9f 91       	pop	r25
     7fc:	8f 91       	pop	r24
     7fe:	0f 90       	pop	r0
     800:	0f be       	out	0x3f, r0	; 63
     802:	0f 90       	pop	r0
     804:	1f 90       	pop	r1
     806:	18 95       	reti

00000808 <__vector_3>:

// Interrupt: pin change interrupt
// This one is connected to nRF24L01 IRQ pin only
ISR(PCINT0_vect, ISR_NOBLOCK) {
     808:	78 94       	sei
     80a:	1f 92       	push	r1
     80c:	0f 92       	push	r0
     80e:	0f b6       	in	r0, 0x3f	; 63
     810:	0f 92       	push	r0
     812:	11 24       	eor	r1, r1
     814:	8f 93       	push	r24
     816:	ef 93       	push	r30
     818:	ff 93       	push	r31
	sleep_disable();
     81a:	83 b7       	in	r24, 0x33	; 51
     81c:	8e 7f       	andi	r24, 0xFE	; 254
     81e:	83 bf       	out	0x33, r24	; 51

	PCICR &= ~_BV(PCIE0); 								// ..disable interrupts for the entire section
     820:	e8 e6       	ldi	r30, 0x68	; 104
     822:	f0 e0       	ldi	r31, 0x00	; 0
     824:	80 81       	ld	r24, Z
     826:	8e 7f       	andi	r24, 0xFE	; 254
     828:	80 83       	st	Z, r24

	// event is only on LOW pulse
	if( !(nrf24l01_IRQ_PINREG & _BV(nrf24l01_IRQ_PIN)) ) {
     82a:	19 99       	sbic	0x03, 1	; 3
     82c:	03 c0       	rjmp	.+6      	; 0x834 <__vector_3+0x2c>
		radio_event = 1;
     82e:	81 e0       	ldi	r24, 0x01	; 1
     830:	80 93 50 01 	sts	0x0150, r24
	}

	PCICR |= _BV(PCIE0); 								// ..re-enable interrupts for the entire section
     834:	e8 e6       	ldi	r30, 0x68	; 104
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	80 81       	ld	r24, Z
     83a:	81 60       	ori	r24, 0x01	; 1
     83c:	80 83       	st	Z, r24
}
     83e:	ff 91       	pop	r31
     840:	ef 91       	pop	r30
     842:	8f 91       	pop	r24
     844:	0f 90       	pop	r0
     846:	0f be       	out	0x3f, r0	; 63
     848:	0f 90       	pop	r0
     84a:	1f 90       	pop	r1
     84c:	18 95       	reti

0000084e <__vector_4>:

// Interrupt: pin change interrupt
// This one is connected to Li+ battery charger CHARGE indicator
ISR(PCINT1_vect, ISR_NOBLOCK) {
     84e:	78 94       	sei
     850:	1f 92       	push	r1
     852:	0f 92       	push	r0
     854:	0f b6       	in	r0, 0x3f	; 63
     856:	0f 92       	push	r0
     858:	11 24       	eor	r1, r1
     85a:	8f 93       	push	r24
     85c:	ef 93       	push	r30
     85e:	ff 93       	push	r31
	sleep_disable();
     860:	83 b7       	in	r24, 0x33	; 51
     862:	8e 7f       	andi	r24, 0xFE	; 254
     864:	83 bf       	out	0x33, r24	; 51

	PCICR &= ~_BV(PCIE1); 								// ..disable interrupts for the entire section
     866:	e8 e6       	ldi	r30, 0x68	; 104
     868:	f0 e0       	ldi	r31, 0x00	; 0
     86a:	80 81       	ld	r24, Z
     86c:	8d 7f       	andi	r24, 0xFD	; 253
     86e:	80 83       	st	Z, r24

	charge_event = 1;
     870:	81 e0       	ldi	r24, 0x01	; 1
     872:	80 93 51 01 	sts	0x0151, r24

	PCICR |= _BV(PCIE1); 								// ..re-enable interrupts for the entire section
     876:	80 81       	ld	r24, Z
     878:	82 60       	ori	r24, 0x02	; 2
     87a:	80 83       	st	Z, r24
}
     87c:	ff 91       	pop	r31
     87e:	ef 91       	pop	r30
     880:	8f 91       	pop	r24
     882:	0f 90       	pop	r0
     884:	0f be       	out	0x3f, r0	; 63
     886:	0f 90       	pop	r0
     888:	1f 90       	pop	r1
     88a:	18 95       	reti

0000088c <isleapyear>:

// calculate if given year is leap year
uint8_t isleapyear(uint16_t y)
{
     88c:	ac 01       	movw	r20, r24
	return ( ( !(y % 4) && (y % 100) ) || !(y % 400) );
     88e:	83 70       	andi	r24, 0x03	; 3
     890:	99 27       	eor	r25, r25
     892:	89 2b       	or	r24, r25
     894:	a1 f4       	brne	.+40     	; 0x8be <isleapyear+0x32>
     896:	9a 01       	movw	r18, r20
     898:	36 95       	lsr	r19
     89a:	27 95       	ror	r18
     89c:	36 95       	lsr	r19
     89e:	27 95       	ror	r18
     8a0:	ab e7       	ldi	r26, 0x7B	; 123
     8a2:	b4 e1       	ldi	r27, 0x14	; 20
     8a4:	0e 94 9a 0a 	call	0x1534	; 0x1534 <__umulhisi3>
     8a8:	96 95       	lsr	r25
     8aa:	87 95       	ror	r24
     8ac:	64 e6       	ldi	r22, 0x64	; 100
     8ae:	68 9f       	mul	r22, r24
     8b0:	90 01       	movw	r18, r0
     8b2:	69 9f       	mul	r22, r25
     8b4:	30 0d       	add	r19, r0
     8b6:	11 24       	eor	r1, r1
     8b8:	42 17       	cp	r20, r18
     8ba:	53 07       	cpc	r21, r19
     8bc:	e1 f4       	brne	.+56     	; 0x8f6 <isleapyear+0x6a>
     8be:	9a 01       	movw	r18, r20
     8c0:	32 95       	swap	r19
     8c2:	22 95       	swap	r18
     8c4:	2f 70       	andi	r18, 0x0F	; 15
     8c6:	23 27       	eor	r18, r19
     8c8:	3f 70       	andi	r19, 0x0F	; 15
     8ca:	23 27       	eor	r18, r19
     8cc:	ae e3       	ldi	r26, 0x3E	; 62
     8ce:	ba e0       	ldi	r27, 0x0A	; 10
     8d0:	0e 94 9a 0a 	call	0x1534	; 0x1534 <__umulhisi3>
     8d4:	20 e9       	ldi	r18, 0x90	; 144
     8d6:	31 e0       	ldi	r19, 0x01	; 1
     8d8:	82 9f       	mul	r24, r18
     8da:	b0 01       	movw	r22, r0
     8dc:	83 9f       	mul	r24, r19
     8de:	70 0d       	add	r23, r0
     8e0:	92 9f       	mul	r25, r18
     8e2:	70 0d       	add	r23, r0
     8e4:	11 24       	eor	r1, r1
     8e6:	81 e0       	ldi	r24, 0x01	; 1
     8e8:	90 e0       	ldi	r25, 0x00	; 0
     8ea:	46 17       	cp	r20, r22
     8ec:	57 07       	cpc	r21, r23
     8ee:	29 f0       	breq	.+10     	; 0x8fa <isleapyear+0x6e>
     8f0:	80 e0       	ldi	r24, 0x00	; 0
     8f2:	90 e0       	ldi	r25, 0x00	; 0
     8f4:	08 95       	ret
     8f6:	81 e0       	ldi	r24, 0x01	; 1
     8f8:	90 e0       	ldi	r25, 0x00	; 0
}
     8fa:	08 95       	ret

000008fc <__vector_9>:
//##############################
// Interrupt: TIMER2 OVERFLOW //
//##############################
// This interrupt can happen on every 1s or every 8s
ISR(TIMER2_OVF_vect, ISR_NOBLOCK)
{
     8fc:	78 94       	sei
     8fe:	1f 92       	push	r1
     900:	0f 92       	push	r0
     902:	0f b6       	in	r0, 0x3f	; 63
     904:	0f 92       	push	r0
     906:	11 24       	eor	r1, r1
     908:	af 92       	push	r10
     90a:	bf 92       	push	r11
     90c:	cf 92       	push	r12
     90e:	df 92       	push	r13
     910:	ef 92       	push	r14
     912:	ff 92       	push	r15
     914:	0f 93       	push	r16
     916:	1f 93       	push	r17
     918:	2f 93       	push	r18
     91a:	3f 93       	push	r19
     91c:	4f 93       	push	r20
     91e:	5f 93       	push	r21
     920:	6f 93       	push	r22
     922:	7f 93       	push	r23
     924:	8f 93       	push	r24
     926:	9f 93       	push	r25
     928:	af 93       	push	r26
     92a:	bf 93       	push	r27
     92c:	cf 93       	push	r28
     92e:	ef 93       	push	r30
     930:	ff 93       	push	r31
	rtc_busy = 1; // for sync
     932:	81 e0       	ldi	r24, 0x01	; 1
     934:	80 93 2e 01 	sts	0x012E, r24

	rtc_event = 1;
     938:	80 93 4f 01 	sts	0x014F, r24

	uint8_t sec_step = 1;

	// RTC is normal, 1 second interval
	if(!rtc_slow_mode) {
     93c:	80 91 37 01 	lds	r24, 0x0137
     940:	81 11       	cpse	r24, r1
     942:	02 c0       	rjmp	.+4      	; 0x948 <__stack+0x49>
{
	rtc_busy = 1; // for sync

	rtc_event = 1;

	uint8_t sec_step = 1;
     944:	c1 e0       	ldi	r28, 0x01	; 1
     946:	01 c0       	rjmp	.+2      	; 0x94a <__stack+0x4b>

		// TODO: do something every second?
	}
	// RTC advances on each 8 seconds
	else {
		sec_step = 8;
     948:	c8 e0       	ldi	r28, 0x08	; 8

		// TODO: do something every 8 seconds?
	}

	RTC[TIME_S] += sec_step;
     94a:	e5 e0       	ldi	r30, 0x05	; 5
     94c:	f1 e0       	ldi	r31, 0x01	; 1
     94e:	80 81       	ld	r24, Z
     950:	8c 0f       	add	r24, r28
     952:	80 83       	st	Z, r24
	seconds_counter += sec_step; // seconds ticker, for global use
     954:	a0 90 2f 01 	lds	r10, 0x012F
     958:	b0 90 30 01 	lds	r11, 0x0130
     95c:	c0 90 31 01 	lds	r12, 0x0131
     960:	d0 90 32 01 	lds	r13, 0x0132
     964:	e0 90 33 01 	lds	r14, 0x0133
     968:	f0 90 34 01 	lds	r15, 0x0134
     96c:	00 91 35 01 	lds	r16, 0x0135
     970:	10 91 36 01 	lds	r17, 0x0136
     974:	2c 2f       	mov	r18, r28
     976:	30 e0       	ldi	r19, 0x00	; 0
     978:	40 e0       	ldi	r20, 0x00	; 0
     97a:	50 e0       	ldi	r21, 0x00	; 0
     97c:	60 e0       	ldi	r22, 0x00	; 0
     97e:	70 e0       	ldi	r23, 0x00	; 0
     980:	80 e0       	ldi	r24, 0x00	; 0
     982:	90 e0       	ldi	r25, 0x00	; 0
     984:	0e 94 23 0b 	call	0x1646	; 0x1646 <__adddi3>
     988:	20 93 2f 01 	sts	0x012F, r18
     98c:	30 93 30 01 	sts	0x0130, r19
     990:	40 93 31 01 	sts	0x0131, r20
     994:	50 93 32 01 	sts	0x0132, r21
     998:	60 93 33 01 	sts	0x0133, r22
     99c:	70 93 34 01 	sts	0x0134, r23
     9a0:	80 93 35 01 	sts	0x0135, r24
     9a4:	90 93 36 01 	sts	0x0136, r25

	// measure charge time
	if( !(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN)) ) {
     9a8:	33 99       	sbic	0x06, 3	; 6
     9aa:	14 c0       	rjmp	.+40     	; 0x9d4 <__stack+0xd5>
		charging_time_sec += sec_step;
     9ac:	80 91 4b 01 	lds	r24, 0x014B
     9b0:	90 91 4c 01 	lds	r25, 0x014C
     9b4:	a0 91 4d 01 	lds	r26, 0x014D
     9b8:	b0 91 4e 01 	lds	r27, 0x014E
     9bc:	8c 0f       	add	r24, r28
     9be:	91 1d       	adc	r25, r1
     9c0:	a1 1d       	adc	r26, r1
     9c2:	b1 1d       	adc	r27, r1
     9c4:	80 93 4b 01 	sts	0x014B, r24
     9c8:	90 93 4c 01 	sts	0x014C, r25
     9cc:	a0 93 4d 01 	sts	0x014D, r26
     9d0:	b0 93 4e 01 	sts	0x014E, r27
	}

	// a minute!
	if(RTC[TIME_S] >= 60)
     9d4:	80 91 05 01 	lds	r24, 0x0105
     9d8:	8c 33       	cpi	r24, 0x3C	; 60
     9da:	80 f1       	brcs	.+96     	; 0xa3c <__stack+0x13d>
	{
		// correction if in slow mode
		if(rtc_slow_mode) {
     9dc:	80 91 37 01 	lds	r24, 0x0137
     9e0:	88 23       	and	r24, r24
     9e2:	31 f0       	breq	.+12     	; 0x9f0 <__stack+0xf1>
			RTC[TIME_S] = RTC[TIME_S] - 60; // keep remainder!
     9e4:	e5 e0       	ldi	r30, 0x05	; 5
     9e6:	f1 e0       	ldi	r31, 0x01	; 1
     9e8:	80 81       	ld	r24, Z
     9ea:	8c 53       	subi	r24, 0x3C	; 60
     9ec:	80 83       	st	Z, r24
     9ee:	02 c0       	rjmp	.+4      	; 0x9f4 <__stack+0xf5>
		}
		// normal
		else {
			RTC[TIME_S] = 0;
     9f0:	10 92 05 01 	sts	0x0105, r1
		}

		RTC[TIME_M]++;
     9f4:	e4 e0       	ldi	r30, 0x04	; 4
     9f6:	f1 e0       	ldi	r31, 0x01	; 1
     9f8:	80 81       	ld	r24, Z
     9fa:	8f 5f       	subi	r24, 0xFF	; 255
     9fc:	80 83       	st	Z, r24

		// TODO: do something every minute?
		if(telemetry_timer_min) telemetry_timer_min--;
     9fe:	80 91 40 01 	lds	r24, 0x0140
     a02:	90 91 41 01 	lds	r25, 0x0141
     a06:	a0 91 42 01 	lds	r26, 0x0142
     a0a:	b0 91 43 01 	lds	r27, 0x0143
     a0e:	89 2b       	or	r24, r25
     a10:	8a 2b       	or	r24, r26
     a12:	8b 2b       	or	r24, r27
     a14:	99 f0       	breq	.+38     	; 0xa3c <__stack+0x13d>
     a16:	80 91 40 01 	lds	r24, 0x0140
     a1a:	90 91 41 01 	lds	r25, 0x0141
     a1e:	a0 91 42 01 	lds	r26, 0x0142
     a22:	b0 91 43 01 	lds	r27, 0x0143
     a26:	01 97       	sbiw	r24, 0x01	; 1
     a28:	a1 09       	sbc	r26, r1
     a2a:	b1 09       	sbc	r27, r1
     a2c:	80 93 40 01 	sts	0x0140, r24
     a30:	90 93 41 01 	sts	0x0141, r25
     a34:	a0 93 42 01 	sts	0x0142, r26
     a38:	b0 93 43 01 	sts	0x0143, r27

	} // if(RTC[TIME_S] >= 60)

	// an hour...
	if(RTC[TIME_M] >= 60)
     a3c:	80 91 04 01 	lds	r24, 0x0104
     a40:	8c 33       	cpi	r24, 0x3C	; 60
     a42:	38 f0       	brcs	.+14     	; 0xa52 <__stack+0x153>
	{
		RTC[TIME_M] = 0;
     a44:	10 92 04 01 	sts	0x0104, r1
		RTC[TIME_H]++;
     a48:	e3 e0       	ldi	r30, 0x03	; 3
     a4a:	f1 e0       	ldi	r31, 0x01	; 1
     a4c:	80 81       	ld	r24, Z
     a4e:	8f 5f       	subi	r24, 0xFF	; 255
     a50:	80 83       	st	Z, r24

		// TODO: do something every hour
	}

	// a day....
	if(RTC[TIME_H] >= 24)
     a52:	80 91 03 01 	lds	r24, 0x0103
     a56:	88 31       	cpi	r24, 0x18	; 24
     a58:	90 f0       	brcs	.+36     	; 0xa7e <__stack+0x17f>
	{
		RTC[TIME_H] = 0;
     a5a:	10 92 03 01 	sts	0x0103, r1
		RTC[DATE_D]++;
     a5e:	e2 e0       	ldi	r30, 0x02	; 2
     a60:	f1 e0       	ldi	r31, 0x01	; 1
     a62:	80 81       	ld	r24, Z
     a64:	8f 5f       	subi	r24, 0xFF	; 255
     a66:	80 83       	st	Z, r24

		// advance weekday
		RTC[DATE_W]++;
     a68:	e6 e0       	ldi	r30, 0x06	; 6
     a6a:	f1 e0       	ldi	r31, 0x01	; 1
     a6c:	80 81       	ld	r24, Z
     a6e:	8f 5f       	subi	r24, 0xFF	; 255
     a70:	80 83       	st	Z, r24
		if(RTC[DATE_W] > 7)
     a72:	80 81       	ld	r24, Z
     a74:	88 30       	cpi	r24, 0x08	; 8
     a76:	18 f0       	brcs	.+6      	; 0xa7e <__stack+0x17f>
		{
			RTC[DATE_W] = 1;
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	80 93 06 01 	sts	0x0106, r24
		}
	}

	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
     a7e:	80 91 02 01 	lds	r24, 0x0102
			RTC[DATE_W] = 1;
		}
	}

	// a full month with leap year checking!
	if(
     a82:	80 32       	cpi	r24, 0x20	; 32
     a84:	68 f5       	brcc	.+90     	; 0xae0 <__stack+0x1e1>
		(RTC[DATE_D] > 31)
		|| (
			(RTC[DATE_D] == 31)
     a86:	80 91 02 01 	lds	r24, 0x0102
	}

	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
		|| (
     a8a:	8f 31       	cpi	r24, 0x1F	; 31
     a8c:	81 f4       	brne	.+32     	; 0xaae <__stack+0x1af>
			(RTC[DATE_D] == 31)
			&& (
				(RTC[DATE_M] == 4)
     a8e:	80 91 01 01 	lds	r24, 0x0101
	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
		|| (
			(RTC[DATE_D] == 31)
			&& (
     a92:	84 30       	cpi	r24, 0x04	; 4
     a94:	29 f1       	breq	.+74     	; 0xae0 <__stack+0x1e1>
				(RTC[DATE_M] == 4)
				|| (RTC[DATE_M] == 6)
     a96:	80 91 01 01 	lds	r24, 0x0101
     a9a:	86 30       	cpi	r24, 0x06	; 6
     a9c:	09 f1       	breq	.+66     	; 0xae0 <__stack+0x1e1>
				|| (RTC[DATE_M] == 9)
     a9e:	80 91 01 01 	lds	r24, 0x0101
     aa2:	89 30       	cpi	r24, 0x09	; 9
     aa4:	e9 f0       	breq	.+58     	; 0xae0 <__stack+0x1e1>
				|| (RTC[DATE_M] == 11)
     aa6:	80 91 01 01 	lds	r24, 0x0101
     aaa:	8b 30       	cpi	r24, 0x0B	; 11
     aac:	c9 f0       	breq	.+50     	; 0xae0 <__stack+0x1e1>
				)
		)
		|| (
			(RTC[DATE_D] == 30)
     aae:	80 91 02 01 	lds	r24, 0x0102
				|| (RTC[DATE_M] == 6)
				|| (RTC[DATE_M] == 9)
				|| (RTC[DATE_M] == 11)
				)
		)
		|| (
     ab2:	8e 31       	cpi	r24, 0x1E	; 30
     ab4:	21 f4       	brne	.+8      	; 0xabe <__stack+0x1bf>
			(RTC[DATE_D] == 30)
			&& (RTC[DATE_M] == 2)
     ab6:	80 91 01 01 	lds	r24, 0x0101
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	89 f0       	breq	.+34     	; 0xae0 <__stack+0x1e1>
		)
		|| (
			(RTC[DATE_D] == 29)
     abe:	80 91 02 01 	lds	r24, 0x0102
		)
		|| (
			(RTC[DATE_D] == 30)
			&& (RTC[DATE_M] == 2)
		)
		|| (
     ac2:	8d 31       	cpi	r24, 0x1D	; 29
     ac4:	a9 f4       	brne	.+42     	; 0xaf0 <__stack+0x1f1>
			(RTC[DATE_D] == 29)
			&& (RTC[DATE_M] == 2)
     ac6:	80 91 01 01 	lds	r24, 0x0101
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	89 f4       	brne	.+34     	; 0xaf0 <__stack+0x1f1>
			&& !isleapyear(2000+RTC[DATE_Y])
     ace:	80 91 00 01 	lds	r24, 0x0100
     ad2:	90 e0       	ldi	r25, 0x00	; 0
     ad4:	80 53       	subi	r24, 0x30	; 48
     ad6:	98 4f       	sbci	r25, 0xF8	; 248
     ad8:	0e 94 46 04 	call	0x88c	; 0x88c <isleapyear>
     adc:	81 11       	cpse	r24, r1
     ade:	08 c0       	rjmp	.+16     	; 0xaf0 <__stack+0x1f1>
		)
	)
	{
		RTC[DATE_D] = 1;
     ae0:	81 e0       	ldi	r24, 0x01	; 1
     ae2:	80 93 02 01 	sts	0x0102, r24
		RTC[DATE_M]++;
     ae6:	e1 e0       	ldi	r30, 0x01	; 1
     ae8:	f1 e0       	ldi	r31, 0x01	; 1
     aea:	80 81       	ld	r24, Z
     aec:	8f 5f       	subi	r24, 0xFF	; 255
     aee:	80 83       	st	Z, r24
	}

	// HAPPY NEW YEAR!
	if(RTC[DATE_M] >= 13)
     af0:	80 91 01 01 	lds	r24, 0x0101
     af4:	8d 30       	cpi	r24, 0x0D	; 13
     af6:	40 f0       	brcs	.+16     	; 0xb08 <__stack+0x209>
	{
		RTC[DATE_Y]++;
     af8:	e0 e0       	ldi	r30, 0x00	; 0
     afa:	f1 e0       	ldi	r31, 0x01	; 1
     afc:	80 81       	ld	r24, Z
     afe:	8f 5f       	subi	r24, 0xFF	; 255
     b00:	80 83       	st	Z, r24
		RTC[DATE_M] = 1;
     b02:	81 e0       	ldi	r24, 0x01	; 1
     b04:	80 93 01 01 	sts	0x0101, r24
	}

	rtc_busy = 0; // for sync
     b08:	10 92 2e 01 	sts	0x012E, r1
}
     b0c:	ff 91       	pop	r31
     b0e:	ef 91       	pop	r30
     b10:	cf 91       	pop	r28
     b12:	bf 91       	pop	r27
     b14:	af 91       	pop	r26
     b16:	9f 91       	pop	r25
     b18:	8f 91       	pop	r24
     b1a:	7f 91       	pop	r23
     b1c:	6f 91       	pop	r22
     b1e:	5f 91       	pop	r21
     b20:	4f 91       	pop	r20
     b22:	3f 91       	pop	r19
     b24:	2f 91       	pop	r18
     b26:	1f 91       	pop	r17
     b28:	0f 91       	pop	r16
     b2a:	ff 90       	pop	r15
     b2c:	ef 90       	pop	r14
     b2e:	df 90       	pop	r13
     b30:	cf 90       	pop	r12
     b32:	bf 90       	pop	r11
     b34:	af 90       	pop	r10
     b36:	0f 90       	pop	r0
     b38:	0f be       	out	0x3f, r0	; 63
     b3a:	0f 90       	pop	r0
     b3c:	1f 90       	pop	r1
     b3e:	18 95       	reti

00000b40 <read_adc_mv>:
	return ( ( !(y % 4) && (y % 100) ) || !(y % 400) );
}

// reads average ADC value
double read_adc_mv(uint8_t admux_val, uint32_t Rup, uint32_t Rdn, uint8_t how_many)
{
     b40:	2f 92       	push	r2
     b42:	3f 92       	push	r3
     b44:	4f 92       	push	r4
     b46:	5f 92       	push	r5
     b48:	6f 92       	push	r6
     b4a:	7f 92       	push	r7
     b4c:	8f 92       	push	r8
     b4e:	9f 92       	push	r9
     b50:	af 92       	push	r10
     b52:	bf 92       	push	r11
     b54:	cf 92       	push	r12
     b56:	df 92       	push	r13
     b58:	ef 92       	push	r14
     b5a:	ff 92       	push	r15
     b5c:	0f 93       	push	r16
     b5e:	1f 93       	push	r17
     b60:	cf 93       	push	r28
     b62:	df 93       	push	r29
     b64:	cd b7       	in	r28, 0x3d	; 61
     b66:	de b7       	in	r29, 0x3e	; 62
     b68:	2a 97       	sbiw	r28, 0x0a	; 10
     b6a:	0f b6       	in	r0, 0x3f	; 63
     b6c:	f8 94       	cli
     b6e:	de bf       	out	0x3e, r29	; 62
     b70:	0f be       	out	0x3f, r0	; 63
     b72:	cd bf       	out	0x3d, r28	; 61
     b74:	4d 83       	std	Y+5, r20	; 0x05
     b76:	5e 83       	std	Y+6, r21	; 0x06
     b78:	6f 83       	std	Y+7, r22	; 0x07
     b7a:	78 87       	std	Y+8, r23	; 0x08
     b7c:	09 83       	std	Y+1, r16	; 0x01
     b7e:	1a 83       	std	Y+2, r17	; 0x02
     b80:	2b 83       	std	Y+3, r18	; 0x03
     b82:	3c 83       	std	Y+4, r19	; 0x04
	uint64_t volt_sum = 0;

	if(how_many==0) how_many++;
     b84:	ee 20       	and	r14, r14
     b86:	09 f4       	brne	.+2      	; 0xb8a <read_adc_mv+0x4a>
     b88:	6d c0       	rjmp	.+218    	; 0xc64 <read_adc_mv+0x124>
     b8a:	6e c0       	rjmp	.+220    	; 0xc68 <read_adc_mv+0x128>

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
	{
		// Start conversion by setting ADSC on ADCSRA Register
		ADCSRA |= _BV(ADSC);
     b8c:	a0 81       	ld	r26, Z
     b8e:	a0 64       	ori	r26, 0x40	; 64
     b90:	a0 83       	st	Z, r26
     b92:	b9 85       	ldd	r27, Y+9	; 0x09
     b94:	9a 84       	ldd	r9, Y+10	; 0x0a

		// wait until conversion complete ADSC=0 -> Complete
		while (ADCSRA & (1<<ADSC));
     b96:	a0 81       	ld	r26, Z
     b98:	a6 fd       	sbrc	r26, 6
     b9a:	fd cf       	rjmp	.-6      	; 0xb96 <read_adc_mv+0x56>
     b9c:	b9 87       	std	Y+9, r27	; 0x09
     b9e:	9a 86       	std	Y+10, r9	; 0x0a

		// Sum the current voltage
		volt_sum += ADCW;
     ba0:	a8 e7       	ldi	r26, 0x78	; 120
     ba2:	b0 e0       	ldi	r27, 0x00	; 0
     ba4:	2d 90       	ld	r2, X+
     ba6:	3c 90       	ld	r3, X
     ba8:	a2 2c       	mov	r10, r2
     baa:	b3 2c       	mov	r11, r3
     bac:	c1 2c       	mov	r12, r1
     bae:	d1 2c       	mov	r13, r1
     bb0:	e1 2c       	mov	r14, r1
     bb2:	f1 2c       	mov	r15, r1
     bb4:	00 e0       	ldi	r16, 0x00	; 0
     bb6:	10 e0       	ldi	r17, 0x00	; 0
     bb8:	0e 94 23 0b 	call	0x1646	; 0x1646 <__adddi3>

	// no effect since ADATE in ADCSRA is = 0
	ADCSRB = 0x00;

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
     bbc:	b9 85       	ldd	r27, Y+9	; 0x09
     bbe:	bf 5f       	subi	r27, 0xFF	; 255
     bc0:	b9 87       	std	Y+9, r27	; 0x09
     bc2:	aa 85       	ldd	r26, Y+10	; 0x0a
     bc4:	ba 17       	cp	r27, r26
     bc6:	10 f3       	brcs	.-60     	; 0xb8c <read_adc_mv+0x4c>
		while (ADCSRA & (1<<ADSC));

		// Sum the current voltage
		volt_sum += ADCW;
	}
	volt_sum /= how_many;
     bc8:	aa 2e       	mov	r10, r26
     bca:	b1 2c       	mov	r11, r1
     bcc:	e1 2c       	mov	r14, r1
     bce:	0e 94 a8 0a 	call	0x1550	; 0x1550 <__udivdi3>

	// convert from 0..1023 to 0..Vref
	double adc_voltage = (4962.0f / 1024.0f) * (double)volt_sum;
     bd2:	0e 94 5e 09 	call	0x12bc	; 0x12bc <__floatundisf>
     bd6:	20 e0       	ldi	r18, 0x00	; 0
     bd8:	30 e1       	ldi	r19, 0x10	; 16
     bda:	4b e9       	ldi	r20, 0x9B	; 155
     bdc:	50 e4       	ldi	r21, 0x40	; 64
     bde:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <__mulsf3>
     be2:	86 2e       	mov	r8, r22
     be4:	97 2e       	mov	r9, r23
     be6:	e8 2e       	mov	r14, r24
     be8:	79 2e       	mov	r7, r25
     bea:	f6 2f       	mov	r31, r22
     bec:	e7 2f       	mov	r30, r23
     bee:	97 2d       	mov	r25, r7

	// no voltage divider connected
	if(Rup == 0 && Rdn == 0) {
     bf0:	2d 81       	ldd	r18, Y+5	; 0x05
     bf2:	3e 81       	ldd	r19, Y+6	; 0x06
     bf4:	4f 81       	ldd	r20, Y+7	; 0x07
     bf6:	58 85       	ldd	r21, Y+8	; 0x08
     bf8:	23 2b       	or	r18, r19
     bfa:	24 2b       	or	r18, r20
     bfc:	25 2b       	or	r18, r21
     bfe:	49 f4       	brne	.+18     	; 0xc12 <read_adc_mv+0xd2>
     c00:	29 81       	ldd	r18, Y+1	; 0x01
     c02:	3a 81       	ldd	r19, Y+2	; 0x02
     c04:	4b 81       	ldd	r20, Y+3	; 0x03
     c06:	5c 81       	ldd	r21, Y+4	; 0x04
     c08:	23 2b       	or	r18, r19
     c0a:	24 2b       	or	r18, r20
     c0c:	25 2b       	or	r18, r21
     c0e:	09 f4       	brne	.+2      	; 0xc12 <read_adc_mv+0xd2>
     c10:	40 c0       	rjmp	.+128    	; 0xc92 <read_adc_mv+0x152>
		return adc_voltage;
	}

	// +voltage divider (if any)
	return adc_voltage * Rdn / (Rup + Rdn);
     c12:	69 81       	ldd	r22, Y+1	; 0x01
     c14:	7a 81       	ldd	r23, Y+2	; 0x02
     c16:	8b 81       	ldd	r24, Y+3	; 0x03
     c18:	9c 81       	ldd	r25, Y+4	; 0x04
     c1a:	0e 94 21 09 	call	0x1242	; 0x1242 <__floatunsisf>
     c1e:	28 2d       	mov	r18, r8
     c20:	39 2d       	mov	r19, r9
     c22:	4e 2d       	mov	r20, r14
     c24:	57 2d       	mov	r21, r7
     c26:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <__mulsf3>
     c2a:	86 2e       	mov	r8, r22
     c2c:	97 2e       	mov	r9, r23
     c2e:	e8 2e       	mov	r14, r24
     c30:	79 2e       	mov	r7, r25
     c32:	69 81       	ldd	r22, Y+1	; 0x01
     c34:	7a 81       	ldd	r23, Y+2	; 0x02
     c36:	8b 81       	ldd	r24, Y+3	; 0x03
     c38:	9c 81       	ldd	r25, Y+4	; 0x04
     c3a:	2d 81       	ldd	r18, Y+5	; 0x05
     c3c:	3e 81       	ldd	r19, Y+6	; 0x06
     c3e:	4f 81       	ldd	r20, Y+7	; 0x07
     c40:	58 85       	ldd	r21, Y+8	; 0x08
     c42:	62 0f       	add	r22, r18
     c44:	73 1f       	adc	r23, r19
     c46:	84 1f       	adc	r24, r20
     c48:	95 1f       	adc	r25, r21
     c4a:	0e 94 21 09 	call	0x1242	; 0x1242 <__floatunsisf>
     c4e:	9b 01       	movw	r18, r22
     c50:	ac 01       	movw	r20, r24
     c52:	68 2d       	mov	r22, r8
     c54:	79 2d       	mov	r23, r9
     c56:	8e 2d       	mov	r24, r14
     c58:	97 2d       	mov	r25, r7
     c5a:	0e 94 b9 08 	call	0x1172	; 0x1172 <__divsf3>
     c5e:	f6 2f       	mov	r31, r22
     c60:	e7 2f       	mov	r30, r23
     c62:	17 c0       	rjmp	.+46     	; 0xc92 <read_adc_mv+0x152>
// reads average ADC value
double read_adc_mv(uint8_t admux_val, uint32_t Rup, uint32_t Rdn, uint8_t how_many)
{
	uint64_t volt_sum = 0;

	if(how_many==0) how_many++;
     c64:	ee 24       	eor	r14, r14
     c66:	e3 94       	inc	r14

	// set ADMUX channel and reference voltage
	ADMUX = admux_val;
     c68:	80 93 7c 00 	sts	0x007C, r24

	// initialize the ADC circuit
	ADCSRA = _BV(ADEN) | _BV(ADPS2) | _BV(ADPS1); 		// enabled, division factor: 64
     c6c:	86 e8       	ldi	r24, 0x86	; 134
     c6e:	80 93 7a 00 	sts	0x007A, r24

	// no effect since ADATE in ADCSRA is = 0
	ADCSRB = 0x00;
     c72:	10 92 7b 00 	sts	0x007B, r1

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
     c76:	a0 e0       	ldi	r26, 0x00	; 0
}

// reads average ADC value
double read_adc_mv(uint8_t admux_val, uint32_t Rup, uint32_t Rdn, uint8_t how_many)
{
	uint64_t volt_sum = 0;
     c78:	20 e0       	ldi	r18, 0x00	; 0
     c7a:	30 e0       	ldi	r19, 0x00	; 0
     c7c:	40 e0       	ldi	r20, 0x00	; 0
     c7e:	50 e0       	ldi	r21, 0x00	; 0
     c80:	60 e0       	ldi	r22, 0x00	; 0
     c82:	70 e0       	ldi	r23, 0x00	; 0
     c84:	80 e0       	ldi	r24, 0x00	; 0
     c86:	90 e0       	ldi	r25, 0x00	; 0

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
	{
		// Start conversion by setting ADSC on ADCSRA Register
		ADCSRA |= _BV(ADSC);
     c88:	ea e7       	ldi	r30, 0x7A	; 122
     c8a:	f0 e0       	ldi	r31, 0x00	; 0
     c8c:	a9 87       	std	Y+9, r26	; 0x09
     c8e:	ea 86       	std	Y+10, r14	; 0x0a
     c90:	7d cf       	rjmp	.-262    	; 0xb8c <read_adc_mv+0x4c>
		return adc_voltage;
	}

	// +voltage divider (if any)
	return adc_voltage * Rdn / (Rup + Rdn);
}
     c92:	6f 2f       	mov	r22, r31
     c94:	7e 2f       	mov	r23, r30
     c96:	2a 96       	adiw	r28, 0x0a	; 10
     c98:	0f b6       	in	r0, 0x3f	; 63
     c9a:	f8 94       	cli
     c9c:	de bf       	out	0x3e, r29	; 62
     c9e:	0f be       	out	0x3f, r0	; 63
     ca0:	cd bf       	out	0x3d, r28	; 61
     ca2:	df 91       	pop	r29
     ca4:	cf 91       	pop	r28
     ca6:	1f 91       	pop	r17
     ca8:	0f 91       	pop	r16
     caa:	ff 90       	pop	r15
     cac:	ef 90       	pop	r14
     cae:	df 90       	pop	r13
     cb0:	cf 90       	pop	r12
     cb2:	bf 90       	pop	r11
     cb4:	af 90       	pop	r10
     cb6:	9f 90       	pop	r9
     cb8:	8f 90       	pop	r8
     cba:	7f 90       	pop	r7
     cbc:	6f 90       	pop	r6
     cbe:	5f 90       	pop	r5
     cc0:	4f 90       	pop	r4
     cc2:	3f 90       	pop	r3
     cc4:	2f 90       	pop	r2
     cc6:	08 95       	ret

00000cc8 <read_batt_volt>:

double read_boost_volt() {
	return read_adc_mv(BOOST_VOLT_ADMUX_VAL, 47000, 47000, 16);
}

double read_batt_volt() {
     cc8:	ef 92       	push	r14
     cca:	0f 93       	push	r16
     ccc:	1f 93       	push	r17
	return read_adc_mv(BATT_VOLT_ADMUX_VAL, 47000, 100000, 16);
     cce:	68 94       	set
     cd0:	ee 24       	eor	r14, r14
     cd2:	e4 f8       	bld	r14, 4
     cd4:	00 ea       	ldi	r16, 0xA0	; 160
     cd6:	16 e8       	ldi	r17, 0x86	; 134
     cd8:	21 e0       	ldi	r18, 0x01	; 1
     cda:	30 e0       	ldi	r19, 0x00	; 0
     cdc:	48 e9       	ldi	r20, 0x98	; 152
     cde:	57 eb       	ldi	r21, 0xB7	; 183
     ce0:	60 e0       	ldi	r22, 0x00	; 0
     ce2:	70 e0       	ldi	r23, 0x00	; 0
     ce4:	86 e0       	ldi	r24, 0x06	; 6
     ce6:	0e 94 a0 05 	call	0xb40	; 0xb40 <read_adc_mv>
}
     cea:	1f 91       	pop	r17
     cec:	0f 91       	pop	r16
     cee:	ef 90       	pop	r14
     cf0:	08 95       	ret

00000cf2 <read_boost_volt>:

double read_solar_volt() {
	return read_adc_mv(SOL_VOLT_ADMUX_VAL, 47000, 47000, 16);
}

double read_boost_volt() {
     cf2:	ef 92       	push	r14
     cf4:	0f 93       	push	r16
     cf6:	1f 93       	push	r17
	return read_adc_mv(BOOST_VOLT_ADMUX_VAL, 47000, 47000, 16);
     cf8:	68 94       	set
     cfa:	ee 24       	eor	r14, r14
     cfc:	e4 f8       	bld	r14, 4
     cfe:	08 e9       	ldi	r16, 0x98	; 152
     d00:	17 eb       	ldi	r17, 0xB7	; 183
     d02:	20 e0       	ldi	r18, 0x00	; 0
     d04:	30 e0       	ldi	r19, 0x00	; 0
     d06:	48 e9       	ldi	r20, 0x98	; 152
     d08:	57 eb       	ldi	r21, 0xB7	; 183
     d0a:	60 e0       	ldi	r22, 0x00	; 0
     d0c:	70 e0       	ldi	r23, 0x00	; 0
     d0e:	84 e0       	ldi	r24, 0x04	; 4
     d10:	0e 94 a0 05 	call	0xb40	; 0xb40 <read_adc_mv>
}
     d14:	1f 91       	pop	r17
     d16:	0f 91       	pop	r16
     d18:	ef 90       	pop	r14
     d1a:	08 95       	ret

00000d1c <read_solar_volt>:

	// TMP36F provides a 750 mV output at 25C. Output scale factor of 10 mV/C. offset is 100mV at -40C
	return (adc - 100) / 10 - 40;
}

double read_solar_volt() {
     d1c:	ef 92       	push	r14
     d1e:	0f 93       	push	r16
     d20:	1f 93       	push	r17
	return read_adc_mv(SOL_VOLT_ADMUX_VAL, 47000, 47000, 16);
     d22:	68 94       	set
     d24:	ee 24       	eor	r14, r14
     d26:	e4 f8       	bld	r14, 4
     d28:	08 e9       	ldi	r16, 0x98	; 152
     d2a:	17 eb       	ldi	r17, 0xB7	; 183
     d2c:	20 e0       	ldi	r18, 0x00	; 0
     d2e:	30 e0       	ldi	r19, 0x00	; 0
     d30:	48 e9       	ldi	r20, 0x98	; 152
     d32:	57 eb       	ldi	r21, 0xB7	; 183
     d34:	60 e0       	ldi	r22, 0x00	; 0
     d36:	70 e0       	ldi	r23, 0x00	; 0
     d38:	85 e0       	ldi	r24, 0x05	; 5
     d3a:	0e 94 a0 05 	call	0xb40	; 0xb40 <read_adc_mv>
}
     d3e:	1f 91       	pop	r17
     d40:	0f 91       	pop	r16
     d42:	ef 90       	pop	r14
     d44:	08 95       	ret

00000d46 <read_temperature>:
	else {
		TCCR2B &= ~(1<<CS21);
	}
}

double read_temperature() {
     d46:	ef 92       	push	r14
     d48:	0f 93       	push	r16
     d4a:	1f 93       	push	r17
	setHigh(TEMP_SHUT_PORT, TEMP_SHUT_PIN);
     d4c:	40 9a       	sbi	0x08, 0	; 8
	delay_builtin_ms_(5);
     d4e:	85 e0       	ldi	r24, 0x05	; 5
     d50:	90 e0       	ldi	r25, 0x00	; 0
     d52:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <delay_builtin_ms_>

	double adc = read_adc_mv(TEMP_C_ADMUX_VAL, 0, 0, 16);
     d56:	68 94       	set
     d58:	ee 24       	eor	r14, r14
     d5a:	e4 f8       	bld	r14, 4
     d5c:	00 e0       	ldi	r16, 0x00	; 0
     d5e:	10 e0       	ldi	r17, 0x00	; 0
     d60:	98 01       	movw	r18, r16
     d62:	40 e0       	ldi	r20, 0x00	; 0
     d64:	50 e0       	ldi	r21, 0x00	; 0
     d66:	ba 01       	movw	r22, r20
     d68:	82 e0       	ldi	r24, 0x02	; 2
     d6a:	0e 94 a0 05 	call	0xb40	; 0xb40 <read_adc_mv>

	setLow(TEMP_SHUT_PORT, TEMP_SHUT_PIN);
     d6e:	40 98       	cbi	0x08, 0	; 8

	// TMP36F provides a 750 mV output at 25C. Output scale factor of 10 mV/C. offset is 100mV at -40C
	return (adc - 100) / 10 - 40;
     d70:	20 e0       	ldi	r18, 0x00	; 0
     d72:	30 e0       	ldi	r19, 0x00	; 0
     d74:	48 ec       	ldi	r20, 0xC8	; 200
     d76:	52 e4       	ldi	r21, 0x42	; 66
     d78:	0e 94 54 08 	call	0x10a8	; 0x10a8 <__subsf3>
     d7c:	20 e0       	ldi	r18, 0x00	; 0
     d7e:	30 e0       	ldi	r19, 0x00	; 0
     d80:	40 e2       	ldi	r20, 0x20	; 32
     d82:	51 e4       	ldi	r21, 0x41	; 65
     d84:	0e 94 b9 08 	call	0x1172	; 0x1172 <__divsf3>
     d88:	20 e0       	ldi	r18, 0x00	; 0
     d8a:	30 e0       	ldi	r19, 0x00	; 0
     d8c:	40 e2       	ldi	r20, 0x20	; 32
     d8e:	52 e4       	ldi	r21, 0x42	; 66
     d90:	0e 94 54 08 	call	0x10a8	; 0x10a8 <__subsf3>
}
     d94:	1f 91       	pop	r17
     d96:	0f 91       	pop	r16
     d98:	ef 90       	pop	r14
     d9a:	08 95       	ret

00000d9c <send_telemetry>:
volatile uint8_t bools[BOOL_BANK_SIZE] = { 0, 0 }; 				// 8 global boolean values per BOOL_BANK_SIZE
volatile uint8_t rtc_slow_mode = 0;
volatile uint64_t seconds_counter = 0;
volatile uint8_t rtc_busy = 0;

void send_telemetry() {
     d9c:	2f 92       	push	r2
     d9e:	3f 92       	push	r3
     da0:	4f 92       	push	r4
     da2:	5f 92       	push	r5
     da4:	6f 92       	push	r6
     da6:	7f 92       	push	r7
     da8:	8f 92       	push	r8
     daa:	9f 92       	push	r9
     dac:	af 92       	push	r10
     dae:	bf 92       	push	r11
     db0:	cf 92       	push	r12
     db2:	df 92       	push	r13
     db4:	ef 92       	push	r14
     db6:	ff 92       	push	r15
     db8:	0f 93       	push	r16
     dba:	1f 93       	push	r17
     dbc:	cf 93       	push	r28
     dbe:	df 93       	push	r29
     dc0:	cd b7       	in	r28, 0x3d	; 61
     dc2:	de b7       	in	r29, 0x3e	; 62
     dc4:	6b 97       	sbiw	r28, 0x1b	; 27
     dc6:	0f b6       	in	r0, 0x3f	; 63
     dc8:	f8 94       	cli
     dca:	de bf       	out	0x3e, r29	; 62
     dcc:	0f be       	out	0x3f, r0	; 63
     dce:	cd bf       	out	0x3d, r28	; 61
	double solar_volt = read_solar_volt();
     dd0:	0e 94 8e 06 	call	0xd1c	; 0xd1c <read_solar_volt>
     dd4:	16 2f       	mov	r17, r22
     dd6:	07 2f       	mov	r16, r23
     dd8:	f8 2e       	mov	r15, r24
     dda:	e9 2e       	mov	r14, r25
	double boost_volt = read_boost_volt();
     ddc:	0e 94 79 06 	call	0xcf2	; 0xcf2 <read_boost_volt>
     de0:	d6 2e       	mov	r13, r22
     de2:	c7 2e       	mov	r12, r23
     de4:	b8 2e       	mov	r11, r24
     de6:	a9 2e       	mov	r10, r25
	double batt_volt = read_batt_volt();
     de8:	0e 94 64 06 	call	0xcc8	; 0xcc8 <read_batt_volt>
     dec:	96 2e       	mov	r9, r22
     dee:	87 2e       	mov	r8, r23
     df0:	78 2e       	mov	r7, r24
     df2:	69 2e       	mov	r6, r25
	double temperature = read_temperature();
     df4:	0e 94 a3 06 	call	0xd46	; 0xd46 <read_temperature>
     df8:	56 2e       	mov	r5, r22
     dfa:	47 2e       	mov	r4, r23
     dfc:	38 2e       	mov	r3, r24
     dfe:	29 2e       	mov	r2, r25
	//		-17=temperature, or without the "-" when positive
	//		HHH=hacking attempts 0-999min
	//		TTT=charging time in minutes 0-999min

	uint8_t charging_or_not = 'N';
	if(!(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN))) charging_or_not = 'C';
     e00:	33 9b       	sbis	0x06, 3	; 6
     e02:	03 c0       	rjmp	.+6      	; 0xe0a <send_telemetry+0x6e>
	//		4.1=battery voltage
	//		-17=temperature, or without the "-" when positive
	//		HHH=hacking attempts 0-999min
	//		TTT=charging time in minutes 0-999min

	uint8_t charging_or_not = 'N';
     e04:	3e e4       	ldi	r19, 0x4E	; 78
     e06:	3b 8f       	std	Y+27, r19	; 0x1b
     e08:	02 c0       	rjmp	.+4      	; 0xe0e <send_telemetry+0x72>
	if(!(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN))) charging_or_not = 'C';
     e0a:	83 e4       	ldi	r24, 0x43	; 67
     e0c:	8b 8f       	std	Y+27, r24	; 0x1b

	uint16_t charging_time_min = charging_time_sec % 60;
     e0e:	60 91 4b 01 	lds	r22, 0x014B
     e12:	70 91 4c 01 	lds	r23, 0x014C
     e16:	80 91 4d 01 	lds	r24, 0x014D
     e1a:	90 91 4e 01 	lds	r25, 0x014E
     e1e:	2c e3       	ldi	r18, 0x3C	; 60
     e20:	30 e0       	ldi	r19, 0x00	; 0
     e22:	40 e0       	ldi	r20, 0x00	; 0
     e24:	50 e0       	ldi	r21, 0x00	; 0
     e26:	0e 94 78 0a 	call	0x14f0	; 0x14f0 <__udivmodsi4>
	if(charging_time_min > 999) charging_time_min = 999;

	uint8_t param[26];
	sprintf((char *)param, "%c#%.1f#%.1f#%.1f#%.0f#%d#%d#$", charging_or_not, solar_volt, boost_volt, batt_volt, temperature, hacking_attempts_cnt, charging_time_min);
     e2a:	20 91 4a 01 	lds	r18, 0x014A
     e2e:	86 2f       	mov	r24, r22
     e30:	97 2f       	mov	r25, r23
     e32:	88 3e       	cpi	r24, 0xE8	; 232
     e34:	33 e0       	ldi	r19, 0x03	; 3
     e36:	93 07       	cpc	r25, r19
     e38:	10 f0       	brcs	.+4      	; 0xe3e <send_telemetry+0xa2>
     e3a:	87 ee       	ldi	r24, 0xE7	; 231
     e3c:	93 e0       	ldi	r25, 0x03	; 3
     e3e:	9f 93       	push	r25
     e40:	8f 93       	push	r24
     e42:	1f 92       	push	r1
     e44:	2f 93       	push	r18
     e46:	2f 92       	push	r2
     e48:	3f 92       	push	r3
     e4a:	4f 92       	push	r4
     e4c:	5f 92       	push	r5
     e4e:	6f 92       	push	r6
     e50:	7f 92       	push	r7
     e52:	8f 92       	push	r8
     e54:	9f 92       	push	r9
     e56:	af 92       	push	r10
     e58:	bf 92       	push	r11
     e5a:	cf 92       	push	r12
     e5c:	df 92       	push	r13
     e5e:	ef 92       	push	r14
     e60:	ff 92       	push	r15
     e62:	0f 93       	push	r16
     e64:	1f 93       	push	r17
     e66:	1f 92       	push	r1
     e68:	8b 8d       	ldd	r24, Y+27	; 0x1b
     e6a:	8f 93       	push	r24
     e6c:	8f e0       	ldi	r24, 0x0F	; 15
     e6e:	91 e0       	ldi	r25, 0x01	; 1
     e70:	9f 93       	push	r25
     e72:	8f 93       	push	r24
     e74:	8e 01       	movw	r16, r28
     e76:	0f 5f       	subi	r16, 0xFF	; 255
     e78:	1f 4f       	sbci	r17, 0xFF	; 255
     e7a:	1f 93       	push	r17
     e7c:	0f 93       	push	r16
     e7e:	0e 94 41 0b 	call	0x1682	; 0x1682 <sprintf>

	send_command(RF_CMD_TELEDATA, param, 32);
     e82:	40 e2       	ldi	r20, 0x20	; 32
     e84:	b8 01       	movw	r22, r16
     e86:	86 e0       	ldi	r24, 0x06	; 6
     e88:	98 e7       	ldi	r25, 0x78	; 120
     e8a:	0e 94 d6 02 	call	0x5ac	; 0x5ac <send_command>

	hacking_attempts_cnt = 0; // we can clear this one now
     e8e:	10 92 4a 01 	sts	0x014A, r1
     e92:	0f b6       	in	r0, 0x3f	; 63
     e94:	f8 94       	cli
     e96:	de bf       	out	0x3e, r29	; 62
     e98:	0f be       	out	0x3f, r0	; 63
     e9a:	cd bf       	out	0x3d, r28	; 61
}
     e9c:	6b 96       	adiw	r28, 0x1b	; 27
     e9e:	0f b6       	in	r0, 0x3f	; 63
     ea0:	f8 94       	cli
     ea2:	de bf       	out	0x3e, r29	; 62
     ea4:	0f be       	out	0x3f, r0	; 63
     ea6:	cd bf       	out	0x3d, r28	; 61
     ea8:	df 91       	pop	r29
     eaa:	cf 91       	pop	r28
     eac:	1f 91       	pop	r17
     eae:	0f 91       	pop	r16
     eb0:	ff 90       	pop	r15
     eb2:	ef 90       	pop	r14
     eb4:	df 90       	pop	r13
     eb6:	cf 90       	pop	r12
     eb8:	bf 90       	pop	r11
     eba:	af 90       	pop	r10
     ebc:	9f 90       	pop	r9
     ebe:	8f 90       	pop	r8
     ec0:	7f 90       	pop	r7
     ec2:	6f 90       	pop	r6
     ec4:	5f 90       	pop	r5
     ec6:	4f 90       	pop	r4
     ec8:	3f 90       	pop	r3
     eca:	2f 90       	pop	r2
     ecc:	08 95       	ret

00000ece <main>:
	// say eeprom is valid
	eeprom_update_byte((uint8_t *)EEPROM_MAGIC, EEPROM_MAGIC_VALUE);
}

int main(void)
{
     ece:	cf 93       	push	r28
     ed0:	df 93       	push	r29
     ed2:	00 d0       	rcall	.+0      	; 0xed4 <main+0x6>
     ed4:	00 d0       	rcall	.+0      	; 0xed6 <main+0x8>
     ed6:	1f 92       	push	r1
     ed8:	cd b7       	in	r28, 0x3d	; 61
     eda:	de b7       	in	r29, 0x3e	; 62
	// Misc hardware init
	// this turns off all outputs & leds
	misc_hw_init();
     edc:	0e 94 3a 03 	call	0x674	; 0x674 <misc_hw_init>

	// UART init
	setInput(DDRD, 0);
     ee0:	50 98       	cbi	0x0a, 0	; 10
	setOutput(DDRD, 1);
     ee2:	51 9a       	sbi	0x0a, 1	; 10
	uart_init(calc_UBRR(19200));
     ee4:	89 e1       	ldi	r24, 0x19	; 25
     ee6:	0e 94 84 02 	call	0x508	; 0x508 <uart_init>

	// read KEELOQ stuff from EEPROM
	// eeprom has some settings?
    if( eeprom_read_byte((uint8_t *)EEPROM_MAGIC) == EEPROM_MAGIC_VALUE) {
     eea:	80 e0       	ldi	r24, 0x00	; 0
     eec:	90 e0       	ldi	r25, 0x00	; 0
     eee:	0e 94 4f 0d 	call	0x1a9e	; 0x1a9e <__eerd_byte_m328p>
     ef2:	8a 3a       	cpi	r24, 0xAA	; 170
     ef4:	c9 f4       	brne	.+50     	; 0xf28 <main+0x5a>
		eeprom_read_block((uint64_t *)&kl_master_crypt_key, (uint8_t *)EEPROM_MASTER_CRYPT_KEY, 8);
     ef6:	48 e0       	ldi	r20, 0x08	; 8
     ef8:	50 e0       	ldi	r21, 0x00	; 0
     efa:	61 e0       	ldi	r22, 0x01	; 1
     efc:	70 e0       	ldi	r23, 0x00	; 0
     efe:	88 e3       	ldi	r24, 0x38	; 56
     f00:	91 e0       	ldi	r25, 0x01	; 1
     f02:	0e 94 3f 0d 	call	0x1a7e	; 0x1a7e <__eerd_block_m328p>
		kl_rx_counter = eeprom_read_word((uint16_t *)EEPROM_RX_COUNTER);
     f06:	82 e1       	ldi	r24, 0x12	; 18
     f08:	90 e0       	ldi	r25, 0x00	; 0
     f0a:	0e 94 57 0d 	call	0x1aae	; 0x1aae <__eerd_word_m328p>
     f0e:	90 93 0a 01 	sts	0x010A, r25
     f12:	80 93 09 01 	sts	0x0109, r24
		kl_tx_counter = eeprom_read_word((uint16_t *)EEPROM_TX_COUNTER);
     f16:	86 e1       	ldi	r24, 0x16	; 22
     f18:	90 e0       	ldi	r25, 0x00	; 0
     f1a:	0e 94 57 0d 	call	0x1aae	; 0x1aae <__eerd_word_m328p>
     f1e:	90 93 08 01 	sts	0x0108, r25
     f22:	80 93 07 01 	sts	0x0107, r24
     f26:	24 c0       	rjmp	.+72     	; 0xf70 <main+0xa2>
	}
	// nope, use defaults
	else {
		kl_master_crypt_key = DEFAULT_KEELOQ_CRYPT_KEY;
     f28:	80 e9       	ldi	r24, 0x90	; 144
     f2a:	80 93 38 01 	sts	0x0138, r24
     f2e:	89 e8       	ldi	r24, 0x89	; 137
     f30:	80 93 39 01 	sts	0x0139, r24
     f34:	88 e7       	ldi	r24, 0x78	; 120
     f36:	80 93 3a 01 	sts	0x013A, r24
     f3a:	86 e5       	ldi	r24, 0x56	; 86
     f3c:	80 93 3b 01 	sts	0x013B, r24
     f40:	85 e4       	ldi	r24, 0x45	; 69
     f42:	80 93 3c 01 	sts	0x013C, r24
     f46:	84 e3       	ldi	r24, 0x34	; 52
     f48:	80 93 3d 01 	sts	0x013D, r24
     f4c:	83 e2       	ldi	r24, 0x23	; 35
     f4e:	80 93 3e 01 	sts	0x013E, r24
     f52:	82 e1       	ldi	r24, 0x12	; 18
     f54:	80 93 3f 01 	sts	0x013F, r24
		kl_rx_counter = DEFAULT_KEELOQ_COUNTER;
     f58:	88 ee       	ldi	r24, 0xE8	; 232
     f5a:	93 e0       	ldi	r25, 0x03	; 3
     f5c:	90 93 0a 01 	sts	0x010A, r25
     f60:	80 93 09 01 	sts	0x0109, r24
		kl_tx_counter = DEFAULT_KEELOQ_COUNTER;
     f64:	90 93 08 01 	sts	0x0108, r25
     f68:	80 93 07 01 	sts	0x0107, r24

		// prebaci to odma u EEPROM, nastavicemo odatle ubuduce
		update_kl_settings_to_eeprom();
     f6c:	0e 94 b8 02 	call	0x570	; 0x570 <update_kl_settings_to_eeprom>
	}

	// Init the SPI port
	SPI_init();
     f70:	0e 94 76 02 	call	0x4ec	; 0x4ec <SPI_init>

	// nRF24L01 Init
	uint8_t my_rx_addr[5];
	my_rx_addr[0] = 77;
     f74:	8d e4       	ldi	r24, 0x4D	; 77
     f76:	89 83       	std	Y+1, r24	; 0x01
	my_rx_addr[1] = 66;
     f78:	82 e4       	ldi	r24, 0x42	; 66
     f7a:	8a 83       	std	Y+2, r24	; 0x02
	my_rx_addr[2] = 44;
     f7c:	8c e2       	ldi	r24, 0x2C	; 44
     f7e:	8b 83       	std	Y+3, r24	; 0x03
	my_rx_addr[3] = 33;
     f80:	81 e2       	ldi	r24, 0x21	; 33
     f82:	8c 83       	std	Y+4, r24	; 0x04
	my_rx_addr[4] = 88;
     f84:	88 e5       	ldi	r24, 0x58	; 88
     f86:	8d 83       	std	Y+5, r24	; 0x05
	nrf24l01_init(DEFAULT_RF_CHANNEL);
     f88:	8e e0       	ldi	r24, 0x0E	; 14
     f8a:	0e 94 03 02 	call	0x406	; 0x406 <nrf24l01_init>
	nrf24l01_setrxaddr0(my_rx_addr);
     f8e:	ce 01       	movw	r24, r28
     f90:	01 96       	adiw	r24, 0x01	; 1
     f92:	0e 94 d1 01 	call	0x3a2	; 0x3a2 <nrf24l01_setrxaddr0>
	nrf24l01_setRX();
     f96:	0e 94 e3 01 	call	0x3c6	; 0x3c6 <nrf24l01_setRX>

	// Initialize Timer0 overflow ISR for 8.192ms interval, no need to go faster
	TCCR0A = 0;
     f9a:	14 bc       	out	0x24, r1	; 36
	TCCR0B = _BV(CS12); // 1:256 prescaled, timer started!
     f9c:	84 e0       	ldi	r24, 0x04	; 4
     f9e:	85 bd       	out	0x25, r24	; 37
	TIMSK0 |= _BV(TOIE0); // for ISR(TIMER0_OVF_vect)
     fa0:	ee e6       	ldi	r30, 0x6E	; 110
     fa2:	f0 e0       	ldi	r31, 0x00	; 0
     fa4:	80 81       	ld	r24, Z
     fa6:	81 60       	ori	r24, 0x01	; 1
     fa8:	80 83       	st	Z, r24

	// Initialize Timer2 as async RTC counter @ 1Hz with 32.768kHz crystal
	TCNT2 = 0;
     faa:	10 92 b2 00 	sts	0x00B2, r1
    TCCR2B |= (1<<CS22)|(1<<CS00); // 1 second by default
     fae:	e1 eb       	ldi	r30, 0xB1	; 177
     fb0:	f0 e0       	ldi	r31, 0x00	; 0
     fb2:	80 81       	ld	r24, Z
     fb4:	85 60       	ori	r24, 0x05	; 5
     fb6:	80 83       	st	Z, r24
    //Enable asynchronous mode
    ASSR  = (1<<AS2);
     fb8:	80 e2       	ldi	r24, 0x20	; 32
     fba:	80 93 b6 00 	sts	0x00B6, r24
    //wait for registers update
    // while (ASSR & ((1<<TCN2UB)|(1<<TCR2BUB)));
    // enable overflow interrupt
	TIMSK2 |= (1 << TOIE2);
     fbe:	e0 e7       	ldi	r30, 0x70	; 112
     fc0:	f0 e0       	ldi	r31, 0x00	; 0
     fc2:	80 81       	ld	r24, Z
     fc4:	81 60       	ori	r24, 0x01	; 1
     fc6:	80 83       	st	Z, r24

	// Interrupts ON
	sei();
     fc8:	78 94       	sei

	delay_builtin_ms_(50);
     fca:	82 e3       	ldi	r24, 0x32	; 50
     fcc:	90 e0       	ldi	r25, 0x00	; 0
     fce:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <delay_builtin_ms_>

	// DEBUGGING
	#ifdef DEBUG
	//police_inline(2);
	//delay_builtin_ms_(300);
	speed_camera();
     fd2:	0e 94 75 03 	call	0x6ea	; 0x6ea <speed_camera>
	#endif

	// I figured that there is no point in waking up every 1s
	// so I am fixing it to 8 sec wakeup interval
	set_rtc_speed(1); // 8-sec RTC
     fd6:	81 e0       	ldi	r24, 0x01	; 1
     fd8:	0e 94 90 02 	call	0x520	; 0x520 <set_rtc_speed>
					//set_rtc_speed(0); // 1-sec RTC
				}
				else {
					//set_rtc_speed(1); // 8-sec RTC
				}
				telemetry_timer_min = TELEMETRY_MINUTES; // reload for next time
     fdc:	0f 2e       	mov	r0, r31
     fde:	fe e1       	ldi	r31, 0x1E	; 30
     fe0:	cf 2e       	mov	r12, r31
     fe2:	d1 2c       	mov	r13, r1
     fe4:	e1 2c       	mov	r14, r1
     fe6:	f1 2c       	mov	r15, r1
     fe8:	f0 2d       	mov	r31, r0
		- Battery charge indicator = send telemetry and go back to 1.
		- IRQ from nRF radio = process command and go back to 1.
		*/

		// OK to sleep?
		if(!police_lights_count) {
     fea:	80 91 49 01 	lds	r24, 0x0149
     fee:	81 11       	cpse	r24, r1
     ff0:	19 c0       	rjmp	.+50     	; 0x1024 <main+0x156>
			// make sure these are OFF during sleep so that we don't end up dead
			setLow(LED_RED_PORT, LED_RED_PIN);
     ff2:	5d 98       	cbi	0x0b, 5	; 11
			setLow(LED_BLUE_PORT, LED_BLUE_PIN);
     ff4:	5e 98       	cbi	0x0b, 6	; 11

			#ifdef DEBUG
			setHigh(LED_BLUE_PORT, LED_BLUE_PIN);
     ff6:	5e 9a       	sbi	0x0b, 6	; 11
			delay_builtin_ms_(60);
     ff8:	8c e3       	ldi	r24, 0x3C	; 60
     ffa:	90 e0       	ldi	r25, 0x00	; 0
     ffc:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <delay_builtin_ms_>
			setLow(LED_BLUE_PORT, LED_BLUE_PIN);
    1000:	5e 98       	cbi	0x0b, 6	; 11
			#endif

			// configure sleep mode
			set_sleep_mode(SLEEP_MODE_PWR_SAVE);
    1002:	83 b7       	in	r24, 0x33	; 51
    1004:	81 7f       	andi	r24, 0xF1	; 241
    1006:	86 60       	ori	r24, 0x06	; 6
    1008:	83 bf       	out	0x33, r24	; 51

			// go to sleep
			sleep_mode(); // zzzZZZzzzZZZzzzZZZzzz
    100a:	83 b7       	in	r24, 0x33	; 51
    100c:	81 60       	ori	r24, 0x01	; 1
    100e:	83 bf       	out	0x33, r24	; 51
    1010:	88 95       	sleep
    1012:	83 b7       	in	r24, 0x33	; 51
    1014:	8e 7f       	andi	r24, 0xFE	; 254
    1016:	83 bf       	out	0x33, r24	; 51
			
			// WOKEN UP!
			
			#ifdef DEBUG
			setHigh(LED_BLUE_PORT, LED_BLUE_PIN);
    1018:	5e 9a       	sbi	0x0b, 6	; 11
			delay_builtin_ms_(60);
    101a:	8c e3       	ldi	r24, 0x3C	; 60
    101c:	90 e0       	ldi	r25, 0x00	; 0
    101e:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <delay_builtin_ms_>
			setLow(LED_BLUE_PORT, LED_BLUE_PIN);
    1022:	5e 98       	cbi	0x0b, 6	; 11
		}

		// (some interrupt happens) and we get into the ISR() of it... after it finishes, we continue here:

		// did charge event happen?
		if(charge_event) {
    1024:	80 91 51 01 	lds	r24, 0x0151
    1028:	88 23       	and	r24, r24
    102a:	71 f0       	breq	.+28     	; 0x1048 <main+0x17a>

			// charging
			if( !(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN)) ) {
    102c:	33 9b       	sbis	0x06, 3	; 6
    102e:	08 c0       	rjmp	.+16     	; 0x1040 <main+0x172>
				//set_rtc_speed(0); // 1-sec RTC
			}
			// not charging (anymore)
			else {
				charging_time_sec = 0;
    1030:	10 92 4b 01 	sts	0x014B, r1
    1034:	10 92 4c 01 	sts	0x014C, r1
    1038:	10 92 4d 01 	sts	0x014D, r1
    103c:	10 92 4e 01 	sts	0x014E, r1
			}

			send_telemetry();
    1040:	0e 94 ce 06 	call	0xd9c	; 0xd9c <send_telemetry>

			charge_event = 0;  // handled
    1044:	10 92 51 01 	sts	0x0151, r1
		}

		// did radio packet arrive?
		if(radio_event) {
    1048:	80 91 50 01 	lds	r24, 0x0150
    104c:	88 23       	and	r24, r24
    104e:	29 f0       	breq	.+10     	; 0x105a <main+0x18c>
			/*setHigh(LED_RED_PORT, LED_RED_PIN);
			delay_builtin_ms_(60);
			setLow(LED_RED_PORT, LED_RED_PIN);*/

			// bajgi procitali RF paket, i palimo police lights
			police_on(10);
    1050:	8a e0       	ldi	r24, 0x0A	; 10
    1052:	0e 94 a7 02 	call	0x54e	; 0x54e <police_on>
					process_command(rx_buff);
				}
			}
			*/

			radio_event = 0; // handled
    1056:	10 92 50 01 	sts	0x0150, r1
		}

		// RTC has woken us up? every 1 or 8 seconds depending on situation
		if(rtc_event) {
    105a:	80 91 4f 01 	lds	r24, 0x014F
    105e:	88 23       	and	r24, r24
    1060:	21 f2       	breq	.-120    	; 0xfea <main+0x11c>
			/*setHigh(LED_RED_PORT, LED_RED_PIN);
			delay_builtin_ms_(60);
			setLow(LED_RED_PORT, LED_RED_PIN);*/

			// send telemetry if it is time and if solar voltage is good
			if(!telemetry_timer_min) {
    1062:	80 91 40 01 	lds	r24, 0x0140
    1066:	90 91 41 01 	lds	r25, 0x0141
    106a:	a0 91 42 01 	lds	r26, 0x0142
    106e:	b0 91 43 01 	lds	r27, 0x0143
    1072:	89 2b       	or	r24, r25
    1074:	8a 2b       	or	r24, r26
    1076:	8b 2b       	or	r24, r27
    1078:	a1 f4       	brne	.+40     	; 0x10a2 <main+0x1d4>
				if(read_solar_volt() >= LOWEST_SOLVOLT_GOOD) {
    107a:	0e 94 8e 06 	call	0xd1c	; 0xd1c <read_solar_volt>
    107e:	20 e0       	ldi	r18, 0x00	; 0
    1080:	30 e8       	ldi	r19, 0x80	; 128
    1082:	4b e3       	ldi	r20, 0x3B	; 59
    1084:	55 e4       	ldi	r21, 0x45	; 69
    1086:	0e 94 ed 09 	call	0x13da	; 0x13da <__gesf2>
    108a:	88 23       	and	r24, r24
    108c:	14 f0       	brlt	.+4      	; 0x1092 <main+0x1c4>
					send_telemetry();
    108e:	0e 94 ce 06 	call	0xd9c	; 0xd9c <send_telemetry>
					//set_rtc_speed(0); // 1-sec RTC
				}
				else {
					//set_rtc_speed(1); // 8-sec RTC
				}
				telemetry_timer_min = TELEMETRY_MINUTES; // reload for next time
    1092:	c0 92 40 01 	sts	0x0140, r12
    1096:	d0 92 41 01 	sts	0x0141, r13
    109a:	e0 92 42 01 	sts	0x0142, r14
    109e:	f0 92 43 01 	sts	0x0143, r15
			}

			rtc_event = 0; // handled
    10a2:	10 92 4f 01 	sts	0x014F, r1
    10a6:	a1 cf       	rjmp	.-190    	; 0xfea <main+0x11c>

000010a8 <__subsf3>:
    10a8:	50 58       	subi	r21, 0x80	; 128

000010aa <__addsf3>:
    10aa:	bb 27       	eor	r27, r27
    10ac:	aa 27       	eor	r26, r26
    10ae:	0e d0       	rcall	.+28     	; 0x10cc <__addsf3x>
    10b0:	5a c1       	rjmp	.+692    	; 0x1366 <__fp_round>
    10b2:	4b d1       	rcall	.+662    	; 0x134a <__fp_pscA>
    10b4:	30 f0       	brcs	.+12     	; 0x10c2 <__addsf3+0x18>
    10b6:	50 d1       	rcall	.+672    	; 0x1358 <__fp_pscB>
    10b8:	20 f0       	brcs	.+8      	; 0x10c2 <__addsf3+0x18>
    10ba:	31 f4       	brne	.+12     	; 0x10c8 <__addsf3+0x1e>
    10bc:	9f 3f       	cpi	r25, 0xFF	; 255
    10be:	11 f4       	brne	.+4      	; 0x10c4 <__addsf3+0x1a>
    10c0:	1e f4       	brtc	.+6      	; 0x10c8 <__addsf3+0x1e>
    10c2:	40 c1       	rjmp	.+640    	; 0x1344 <__fp_nan>
    10c4:	0e f4       	brtc	.+2      	; 0x10c8 <__addsf3+0x1e>
    10c6:	e0 95       	com	r30
    10c8:	e7 fb       	bst	r30, 7
    10ca:	36 c1       	rjmp	.+620    	; 0x1338 <__fp_inf>

000010cc <__addsf3x>:
    10cc:	e9 2f       	mov	r30, r25
    10ce:	5c d1       	rcall	.+696    	; 0x1388 <__fp_split3>
    10d0:	80 f3       	brcs	.-32     	; 0x10b2 <__addsf3+0x8>
    10d2:	ba 17       	cp	r27, r26
    10d4:	62 07       	cpc	r22, r18
    10d6:	73 07       	cpc	r23, r19
    10d8:	84 07       	cpc	r24, r20
    10da:	95 07       	cpc	r25, r21
    10dc:	18 f0       	brcs	.+6      	; 0x10e4 <__addsf3x+0x18>
    10de:	71 f4       	brne	.+28     	; 0x10fc <__addsf3x+0x30>
    10e0:	9e f5       	brtc	.+102    	; 0x1148 <__addsf3x+0x7c>
    10e2:	74 c1       	rjmp	.+744    	; 0x13cc <__fp_zero>
    10e4:	0e f4       	brtc	.+2      	; 0x10e8 <__addsf3x+0x1c>
    10e6:	e0 95       	com	r30
    10e8:	0b 2e       	mov	r0, r27
    10ea:	ba 2f       	mov	r27, r26
    10ec:	a0 2d       	mov	r26, r0
    10ee:	0b 01       	movw	r0, r22
    10f0:	b9 01       	movw	r22, r18
    10f2:	90 01       	movw	r18, r0
    10f4:	0c 01       	movw	r0, r24
    10f6:	ca 01       	movw	r24, r20
    10f8:	a0 01       	movw	r20, r0
    10fa:	11 24       	eor	r1, r1
    10fc:	ff 27       	eor	r31, r31
    10fe:	59 1b       	sub	r21, r25
    1100:	99 f0       	breq	.+38     	; 0x1128 <__addsf3x+0x5c>
    1102:	59 3f       	cpi	r21, 0xF9	; 249
    1104:	50 f4       	brcc	.+20     	; 0x111a <__addsf3x+0x4e>
    1106:	50 3e       	cpi	r21, 0xE0	; 224
    1108:	68 f1       	brcs	.+90     	; 0x1164 <__addsf3x+0x98>
    110a:	1a 16       	cp	r1, r26
    110c:	f0 40       	sbci	r31, 0x00	; 0
    110e:	a2 2f       	mov	r26, r18
    1110:	23 2f       	mov	r18, r19
    1112:	34 2f       	mov	r19, r20
    1114:	44 27       	eor	r20, r20
    1116:	58 5f       	subi	r21, 0xF8	; 248
    1118:	f3 cf       	rjmp	.-26     	; 0x1100 <__addsf3x+0x34>
    111a:	46 95       	lsr	r20
    111c:	37 95       	ror	r19
    111e:	27 95       	ror	r18
    1120:	a7 95       	ror	r26
    1122:	f0 40       	sbci	r31, 0x00	; 0
    1124:	53 95       	inc	r21
    1126:	c9 f7       	brne	.-14     	; 0x111a <__addsf3x+0x4e>
    1128:	7e f4       	brtc	.+30     	; 0x1148 <__addsf3x+0x7c>
    112a:	1f 16       	cp	r1, r31
    112c:	ba 0b       	sbc	r27, r26
    112e:	62 0b       	sbc	r22, r18
    1130:	73 0b       	sbc	r23, r19
    1132:	84 0b       	sbc	r24, r20
    1134:	ba f0       	brmi	.+46     	; 0x1164 <__addsf3x+0x98>
    1136:	91 50       	subi	r25, 0x01	; 1
    1138:	a1 f0       	breq	.+40     	; 0x1162 <__addsf3x+0x96>
    113a:	ff 0f       	add	r31, r31
    113c:	bb 1f       	adc	r27, r27
    113e:	66 1f       	adc	r22, r22
    1140:	77 1f       	adc	r23, r23
    1142:	88 1f       	adc	r24, r24
    1144:	c2 f7       	brpl	.-16     	; 0x1136 <__addsf3x+0x6a>
    1146:	0e c0       	rjmp	.+28     	; 0x1164 <__addsf3x+0x98>
    1148:	ba 0f       	add	r27, r26
    114a:	62 1f       	adc	r22, r18
    114c:	73 1f       	adc	r23, r19
    114e:	84 1f       	adc	r24, r20
    1150:	48 f4       	brcc	.+18     	; 0x1164 <__addsf3x+0x98>
    1152:	87 95       	ror	r24
    1154:	77 95       	ror	r23
    1156:	67 95       	ror	r22
    1158:	b7 95       	ror	r27
    115a:	f7 95       	ror	r31
    115c:	9e 3f       	cpi	r25, 0xFE	; 254
    115e:	08 f0       	brcs	.+2      	; 0x1162 <__addsf3x+0x96>
    1160:	b3 cf       	rjmp	.-154    	; 0x10c8 <__addsf3+0x1e>
    1162:	93 95       	inc	r25
    1164:	88 0f       	add	r24, r24
    1166:	08 f0       	brcs	.+2      	; 0x116a <__addsf3x+0x9e>
    1168:	99 27       	eor	r25, r25
    116a:	ee 0f       	add	r30, r30
    116c:	97 95       	ror	r25
    116e:	87 95       	ror	r24
    1170:	08 95       	ret

00001172 <__divsf3>:
    1172:	0c d0       	rcall	.+24     	; 0x118c <__divsf3x>
    1174:	f8 c0       	rjmp	.+496    	; 0x1366 <__fp_round>
    1176:	f0 d0       	rcall	.+480    	; 0x1358 <__fp_pscB>
    1178:	40 f0       	brcs	.+16     	; 0x118a <__divsf3+0x18>
    117a:	e7 d0       	rcall	.+462    	; 0x134a <__fp_pscA>
    117c:	30 f0       	brcs	.+12     	; 0x118a <__divsf3+0x18>
    117e:	21 f4       	brne	.+8      	; 0x1188 <__divsf3+0x16>
    1180:	5f 3f       	cpi	r21, 0xFF	; 255
    1182:	19 f0       	breq	.+6      	; 0x118a <__divsf3+0x18>
    1184:	d9 c0       	rjmp	.+434    	; 0x1338 <__fp_inf>
    1186:	51 11       	cpse	r21, r1
    1188:	22 c1       	rjmp	.+580    	; 0x13ce <__fp_szero>
    118a:	dc c0       	rjmp	.+440    	; 0x1344 <__fp_nan>

0000118c <__divsf3x>:
    118c:	fd d0       	rcall	.+506    	; 0x1388 <__fp_split3>
    118e:	98 f3       	brcs	.-26     	; 0x1176 <__divsf3+0x4>

00001190 <__divsf3_pse>:
    1190:	99 23       	and	r25, r25
    1192:	c9 f3       	breq	.-14     	; 0x1186 <__divsf3+0x14>
    1194:	55 23       	and	r21, r21
    1196:	b1 f3       	breq	.-20     	; 0x1184 <__divsf3+0x12>
    1198:	95 1b       	sub	r25, r21
    119a:	55 0b       	sbc	r21, r21
    119c:	bb 27       	eor	r27, r27
    119e:	aa 27       	eor	r26, r26
    11a0:	62 17       	cp	r22, r18
    11a2:	73 07       	cpc	r23, r19
    11a4:	84 07       	cpc	r24, r20
    11a6:	38 f0       	brcs	.+14     	; 0x11b6 <__divsf3_pse+0x26>
    11a8:	9f 5f       	subi	r25, 0xFF	; 255
    11aa:	5f 4f       	sbci	r21, 0xFF	; 255
    11ac:	22 0f       	add	r18, r18
    11ae:	33 1f       	adc	r19, r19
    11b0:	44 1f       	adc	r20, r20
    11b2:	aa 1f       	adc	r26, r26
    11b4:	a9 f3       	breq	.-22     	; 0x11a0 <__divsf3_pse+0x10>
    11b6:	33 d0       	rcall	.+102    	; 0x121e <__divsf3_pse+0x8e>
    11b8:	0e 2e       	mov	r0, r30
    11ba:	3a f0       	brmi	.+14     	; 0x11ca <__divsf3_pse+0x3a>
    11bc:	e0 e8       	ldi	r30, 0x80	; 128
    11be:	30 d0       	rcall	.+96     	; 0x1220 <__divsf3_pse+0x90>
    11c0:	91 50       	subi	r25, 0x01	; 1
    11c2:	50 40       	sbci	r21, 0x00	; 0
    11c4:	e6 95       	lsr	r30
    11c6:	00 1c       	adc	r0, r0
    11c8:	ca f7       	brpl	.-14     	; 0x11bc <__divsf3_pse+0x2c>
    11ca:	29 d0       	rcall	.+82     	; 0x121e <__divsf3_pse+0x8e>
    11cc:	fe 2f       	mov	r31, r30
    11ce:	27 d0       	rcall	.+78     	; 0x121e <__divsf3_pse+0x8e>
    11d0:	66 0f       	add	r22, r22
    11d2:	77 1f       	adc	r23, r23
    11d4:	88 1f       	adc	r24, r24
    11d6:	bb 1f       	adc	r27, r27
    11d8:	26 17       	cp	r18, r22
    11da:	37 07       	cpc	r19, r23
    11dc:	48 07       	cpc	r20, r24
    11de:	ab 07       	cpc	r26, r27
    11e0:	b0 e8       	ldi	r27, 0x80	; 128
    11e2:	09 f0       	breq	.+2      	; 0x11e6 <__divsf3_pse+0x56>
    11e4:	bb 0b       	sbc	r27, r27
    11e6:	80 2d       	mov	r24, r0
    11e8:	bf 01       	movw	r22, r30
    11ea:	ff 27       	eor	r31, r31
    11ec:	93 58       	subi	r25, 0x83	; 131
    11ee:	5f 4f       	sbci	r21, 0xFF	; 255
    11f0:	2a f0       	brmi	.+10     	; 0x11fc <__divsf3_pse+0x6c>
    11f2:	9e 3f       	cpi	r25, 0xFE	; 254
    11f4:	51 05       	cpc	r21, r1
    11f6:	68 f0       	brcs	.+26     	; 0x1212 <__divsf3_pse+0x82>
    11f8:	9f c0       	rjmp	.+318    	; 0x1338 <__fp_inf>
    11fa:	e9 c0       	rjmp	.+466    	; 0x13ce <__fp_szero>
    11fc:	5f 3f       	cpi	r21, 0xFF	; 255
    11fe:	ec f3       	brlt	.-6      	; 0x11fa <__divsf3_pse+0x6a>
    1200:	98 3e       	cpi	r25, 0xE8	; 232
    1202:	dc f3       	brlt	.-10     	; 0x11fa <__divsf3_pse+0x6a>
    1204:	86 95       	lsr	r24
    1206:	77 95       	ror	r23
    1208:	67 95       	ror	r22
    120a:	b7 95       	ror	r27
    120c:	f7 95       	ror	r31
    120e:	9f 5f       	subi	r25, 0xFF	; 255
    1210:	c9 f7       	brne	.-14     	; 0x1204 <__divsf3_pse+0x74>
    1212:	88 0f       	add	r24, r24
    1214:	91 1d       	adc	r25, r1
    1216:	96 95       	lsr	r25
    1218:	87 95       	ror	r24
    121a:	97 f9       	bld	r25, 7
    121c:	08 95       	ret
    121e:	e1 e0       	ldi	r30, 0x01	; 1
    1220:	66 0f       	add	r22, r22
    1222:	77 1f       	adc	r23, r23
    1224:	88 1f       	adc	r24, r24
    1226:	bb 1f       	adc	r27, r27
    1228:	62 17       	cp	r22, r18
    122a:	73 07       	cpc	r23, r19
    122c:	84 07       	cpc	r24, r20
    122e:	ba 07       	cpc	r27, r26
    1230:	20 f0       	brcs	.+8      	; 0x123a <__divsf3_pse+0xaa>
    1232:	62 1b       	sub	r22, r18
    1234:	73 0b       	sbc	r23, r19
    1236:	84 0b       	sbc	r24, r20
    1238:	ba 0b       	sbc	r27, r26
    123a:	ee 1f       	adc	r30, r30
    123c:	88 f7       	brcc	.-30     	; 0x1220 <__divsf3_pse+0x90>
    123e:	e0 95       	com	r30
    1240:	08 95       	ret

00001242 <__floatunsisf>:
    1242:	e8 94       	clt
    1244:	09 c0       	rjmp	.+18     	; 0x1258 <__floatsisf+0x12>

00001246 <__floatsisf>:
    1246:	97 fb       	bst	r25, 7
    1248:	3e f4       	brtc	.+14     	; 0x1258 <__floatsisf+0x12>
    124a:	90 95       	com	r25
    124c:	80 95       	com	r24
    124e:	70 95       	com	r23
    1250:	61 95       	neg	r22
    1252:	7f 4f       	sbci	r23, 0xFF	; 255
    1254:	8f 4f       	sbci	r24, 0xFF	; 255
    1256:	9f 4f       	sbci	r25, 0xFF	; 255
    1258:	99 23       	and	r25, r25
    125a:	a9 f0       	breq	.+42     	; 0x1286 <__floatsisf+0x40>
    125c:	f9 2f       	mov	r31, r25
    125e:	96 e9       	ldi	r25, 0x96	; 150
    1260:	bb 27       	eor	r27, r27
    1262:	93 95       	inc	r25
    1264:	f6 95       	lsr	r31
    1266:	87 95       	ror	r24
    1268:	77 95       	ror	r23
    126a:	67 95       	ror	r22
    126c:	b7 95       	ror	r27
    126e:	f1 11       	cpse	r31, r1
    1270:	f8 cf       	rjmp	.-16     	; 0x1262 <__floatsisf+0x1c>
    1272:	fa f4       	brpl	.+62     	; 0x12b2 <__floatsisf+0x6c>
    1274:	bb 0f       	add	r27, r27
    1276:	11 f4       	brne	.+4      	; 0x127c <__floatsisf+0x36>
    1278:	60 ff       	sbrs	r22, 0
    127a:	1b c0       	rjmp	.+54     	; 0x12b2 <__floatsisf+0x6c>
    127c:	6f 5f       	subi	r22, 0xFF	; 255
    127e:	7f 4f       	sbci	r23, 0xFF	; 255
    1280:	8f 4f       	sbci	r24, 0xFF	; 255
    1282:	9f 4f       	sbci	r25, 0xFF	; 255
    1284:	16 c0       	rjmp	.+44     	; 0x12b2 <__floatsisf+0x6c>
    1286:	88 23       	and	r24, r24
    1288:	11 f0       	breq	.+4      	; 0x128e <__floatsisf+0x48>
    128a:	96 e9       	ldi	r25, 0x96	; 150
    128c:	11 c0       	rjmp	.+34     	; 0x12b0 <__floatsisf+0x6a>
    128e:	77 23       	and	r23, r23
    1290:	21 f0       	breq	.+8      	; 0x129a <__floatsisf+0x54>
    1292:	9e e8       	ldi	r25, 0x8E	; 142
    1294:	87 2f       	mov	r24, r23
    1296:	76 2f       	mov	r23, r22
    1298:	05 c0       	rjmp	.+10     	; 0x12a4 <__floatsisf+0x5e>
    129a:	66 23       	and	r22, r22
    129c:	71 f0       	breq	.+28     	; 0x12ba <__floatsisf+0x74>
    129e:	96 e8       	ldi	r25, 0x86	; 134
    12a0:	86 2f       	mov	r24, r22
    12a2:	70 e0       	ldi	r23, 0x00	; 0
    12a4:	60 e0       	ldi	r22, 0x00	; 0
    12a6:	2a f0       	brmi	.+10     	; 0x12b2 <__floatsisf+0x6c>
    12a8:	9a 95       	dec	r25
    12aa:	66 0f       	add	r22, r22
    12ac:	77 1f       	adc	r23, r23
    12ae:	88 1f       	adc	r24, r24
    12b0:	da f7       	brpl	.-10     	; 0x12a8 <__floatsisf+0x62>
    12b2:	88 0f       	add	r24, r24
    12b4:	96 95       	lsr	r25
    12b6:	87 95       	ror	r24
    12b8:	97 f9       	bld	r25, 7
    12ba:	08 95       	ret

000012bc <__floatundisf>:
    12bc:	e8 94       	clt

000012be <__fp_di2sf>:
    12be:	f9 2f       	mov	r31, r25
    12c0:	96 eb       	ldi	r25, 0xB6	; 182
    12c2:	ff 23       	and	r31, r31
    12c4:	81 f0       	breq	.+32     	; 0x12e6 <__fp_di2sf+0x28>
    12c6:	12 16       	cp	r1, r18
    12c8:	13 06       	cpc	r1, r19
    12ca:	14 06       	cpc	r1, r20
    12cc:	44 0b       	sbc	r20, r20
    12ce:	93 95       	inc	r25
    12d0:	f6 95       	lsr	r31
    12d2:	87 95       	ror	r24
    12d4:	77 95       	ror	r23
    12d6:	67 95       	ror	r22
    12d8:	57 95       	ror	r21
    12da:	40 40       	sbci	r20, 0x00	; 0
    12dc:	ff 23       	and	r31, r31
    12de:	b9 f7       	brne	.-18     	; 0x12ce <__fp_di2sf+0x10>
    12e0:	1b c0       	rjmp	.+54     	; 0x1318 <__fp_di2sf+0x5a>
    12e2:	99 27       	eor	r25, r25
    12e4:	08 95       	ret
    12e6:	88 23       	and	r24, r24
    12e8:	51 f4       	brne	.+20     	; 0x12fe <__fp_di2sf+0x40>
    12ea:	98 50       	subi	r25, 0x08	; 8
    12ec:	d2 f7       	brpl	.-12     	; 0x12e2 <__fp_di2sf+0x24>
    12ee:	87 2b       	or	r24, r23
    12f0:	76 2f       	mov	r23, r22
    12f2:	65 2f       	mov	r22, r21
    12f4:	54 2f       	mov	r21, r20
    12f6:	43 2f       	mov	r20, r19
    12f8:	32 2f       	mov	r19, r18
    12fa:	20 e0       	ldi	r18, 0x00	; 0
    12fc:	b1 f3       	breq	.-20     	; 0x12ea <__fp_di2sf+0x2c>
    12fe:	12 16       	cp	r1, r18
    1300:	13 06       	cpc	r1, r19
    1302:	14 06       	cpc	r1, r20
    1304:	44 0b       	sbc	r20, r20
    1306:	88 23       	and	r24, r24
    1308:	3a f0       	brmi	.+14     	; 0x1318 <__fp_di2sf+0x5a>
    130a:	9a 95       	dec	r25
    130c:	44 0f       	add	r20, r20
    130e:	55 1f       	adc	r21, r21
    1310:	66 1f       	adc	r22, r22
    1312:	77 1f       	adc	r23, r23
    1314:	88 1f       	adc	r24, r24
    1316:	ca f7       	brpl	.-14     	; 0x130a <__fp_di2sf+0x4c>
    1318:	55 23       	and	r21, r21
    131a:	4a f4       	brpl	.+18     	; 0x132e <__fp_di2sf+0x70>
    131c:	44 0f       	add	r20, r20
    131e:	55 1f       	adc	r21, r21
    1320:	11 f4       	brne	.+4      	; 0x1326 <__fp_di2sf+0x68>
    1322:	60 ff       	sbrs	r22, 0
    1324:	04 c0       	rjmp	.+8      	; 0x132e <__fp_di2sf+0x70>
    1326:	6f 5f       	subi	r22, 0xFF	; 255
    1328:	7f 4f       	sbci	r23, 0xFF	; 255
    132a:	8f 4f       	sbci	r24, 0xFF	; 255
    132c:	9f 4f       	sbci	r25, 0xFF	; 255
    132e:	88 0f       	add	r24, r24
    1330:	96 95       	lsr	r25
    1332:	87 95       	ror	r24
    1334:	97 f9       	bld	r25, 7
    1336:	08 95       	ret

00001338 <__fp_inf>:
    1338:	97 f9       	bld	r25, 7
    133a:	9f 67       	ori	r25, 0x7F	; 127
    133c:	80 e8       	ldi	r24, 0x80	; 128
    133e:	70 e0       	ldi	r23, 0x00	; 0
    1340:	60 e0       	ldi	r22, 0x00	; 0
    1342:	08 95       	ret

00001344 <__fp_nan>:
    1344:	9f ef       	ldi	r25, 0xFF	; 255
    1346:	80 ec       	ldi	r24, 0xC0	; 192
    1348:	08 95       	ret

0000134a <__fp_pscA>:
    134a:	00 24       	eor	r0, r0
    134c:	0a 94       	dec	r0
    134e:	16 16       	cp	r1, r22
    1350:	17 06       	cpc	r1, r23
    1352:	18 06       	cpc	r1, r24
    1354:	09 06       	cpc	r0, r25
    1356:	08 95       	ret

00001358 <__fp_pscB>:
    1358:	00 24       	eor	r0, r0
    135a:	0a 94       	dec	r0
    135c:	12 16       	cp	r1, r18
    135e:	13 06       	cpc	r1, r19
    1360:	14 06       	cpc	r1, r20
    1362:	05 06       	cpc	r0, r21
    1364:	08 95       	ret

00001366 <__fp_round>:
    1366:	09 2e       	mov	r0, r25
    1368:	03 94       	inc	r0
    136a:	00 0c       	add	r0, r0
    136c:	11 f4       	brne	.+4      	; 0x1372 <__fp_round+0xc>
    136e:	88 23       	and	r24, r24
    1370:	52 f0       	brmi	.+20     	; 0x1386 <__fp_round+0x20>
    1372:	bb 0f       	add	r27, r27
    1374:	40 f4       	brcc	.+16     	; 0x1386 <__fp_round+0x20>
    1376:	bf 2b       	or	r27, r31
    1378:	11 f4       	brne	.+4      	; 0x137e <__fp_round+0x18>
    137a:	60 ff       	sbrs	r22, 0
    137c:	04 c0       	rjmp	.+8      	; 0x1386 <__fp_round+0x20>
    137e:	6f 5f       	subi	r22, 0xFF	; 255
    1380:	7f 4f       	sbci	r23, 0xFF	; 255
    1382:	8f 4f       	sbci	r24, 0xFF	; 255
    1384:	9f 4f       	sbci	r25, 0xFF	; 255
    1386:	08 95       	ret

00001388 <__fp_split3>:
    1388:	57 fd       	sbrc	r21, 7
    138a:	90 58       	subi	r25, 0x80	; 128
    138c:	44 0f       	add	r20, r20
    138e:	55 1f       	adc	r21, r21
    1390:	59 f0       	breq	.+22     	; 0x13a8 <__fp_splitA+0x10>
    1392:	5f 3f       	cpi	r21, 0xFF	; 255
    1394:	71 f0       	breq	.+28     	; 0x13b2 <__fp_splitA+0x1a>
    1396:	47 95       	ror	r20

00001398 <__fp_splitA>:
    1398:	88 0f       	add	r24, r24
    139a:	97 fb       	bst	r25, 7
    139c:	99 1f       	adc	r25, r25
    139e:	61 f0       	breq	.+24     	; 0x13b8 <__fp_splitA+0x20>
    13a0:	9f 3f       	cpi	r25, 0xFF	; 255
    13a2:	79 f0       	breq	.+30     	; 0x13c2 <__fp_splitA+0x2a>
    13a4:	87 95       	ror	r24
    13a6:	08 95       	ret
    13a8:	12 16       	cp	r1, r18
    13aa:	13 06       	cpc	r1, r19
    13ac:	14 06       	cpc	r1, r20
    13ae:	55 1f       	adc	r21, r21
    13b0:	f2 cf       	rjmp	.-28     	; 0x1396 <__fp_split3+0xe>
    13b2:	46 95       	lsr	r20
    13b4:	f1 df       	rcall	.-30     	; 0x1398 <__fp_splitA>
    13b6:	08 c0       	rjmp	.+16     	; 0x13c8 <__fp_splitA+0x30>
    13b8:	16 16       	cp	r1, r22
    13ba:	17 06       	cpc	r1, r23
    13bc:	18 06       	cpc	r1, r24
    13be:	99 1f       	adc	r25, r25
    13c0:	f1 cf       	rjmp	.-30     	; 0x13a4 <__fp_splitA+0xc>
    13c2:	86 95       	lsr	r24
    13c4:	71 05       	cpc	r23, r1
    13c6:	61 05       	cpc	r22, r1
    13c8:	08 94       	sec
    13ca:	08 95       	ret

000013cc <__fp_zero>:
    13cc:	e8 94       	clt

000013ce <__fp_szero>:
    13ce:	bb 27       	eor	r27, r27
    13d0:	66 27       	eor	r22, r22
    13d2:	77 27       	eor	r23, r23
    13d4:	cb 01       	movw	r24, r22
    13d6:	97 f9       	bld	r25, 7
    13d8:	08 95       	ret

000013da <__gesf2>:
    13da:	66 d0       	rcall	.+204    	; 0x14a8 <__fp_cmp>
    13dc:	08 f4       	brcc	.+2      	; 0x13e0 <__gesf2+0x6>
    13de:	8f ef       	ldi	r24, 0xFF	; 255
    13e0:	08 95       	ret

000013e2 <__mulsf3>:
    13e2:	0b d0       	rcall	.+22     	; 0x13fa <__mulsf3x>
    13e4:	c0 cf       	rjmp	.-128    	; 0x1366 <__fp_round>
    13e6:	b1 df       	rcall	.-158    	; 0x134a <__fp_pscA>
    13e8:	28 f0       	brcs	.+10     	; 0x13f4 <__mulsf3+0x12>
    13ea:	b6 df       	rcall	.-148    	; 0x1358 <__fp_pscB>
    13ec:	18 f0       	brcs	.+6      	; 0x13f4 <__mulsf3+0x12>
    13ee:	95 23       	and	r25, r21
    13f0:	09 f0       	breq	.+2      	; 0x13f4 <__mulsf3+0x12>
    13f2:	a2 cf       	rjmp	.-188    	; 0x1338 <__fp_inf>
    13f4:	a7 cf       	rjmp	.-178    	; 0x1344 <__fp_nan>
    13f6:	11 24       	eor	r1, r1
    13f8:	ea cf       	rjmp	.-44     	; 0x13ce <__fp_szero>

000013fa <__mulsf3x>:
    13fa:	c6 df       	rcall	.-116    	; 0x1388 <__fp_split3>
    13fc:	a0 f3       	brcs	.-24     	; 0x13e6 <__mulsf3+0x4>

000013fe <__mulsf3_pse>:
    13fe:	95 9f       	mul	r25, r21
    1400:	d1 f3       	breq	.-12     	; 0x13f6 <__mulsf3+0x14>
    1402:	95 0f       	add	r25, r21
    1404:	50 e0       	ldi	r21, 0x00	; 0
    1406:	55 1f       	adc	r21, r21
    1408:	62 9f       	mul	r22, r18
    140a:	f0 01       	movw	r30, r0
    140c:	72 9f       	mul	r23, r18
    140e:	bb 27       	eor	r27, r27
    1410:	f0 0d       	add	r31, r0
    1412:	b1 1d       	adc	r27, r1
    1414:	63 9f       	mul	r22, r19
    1416:	aa 27       	eor	r26, r26
    1418:	f0 0d       	add	r31, r0
    141a:	b1 1d       	adc	r27, r1
    141c:	aa 1f       	adc	r26, r26
    141e:	64 9f       	mul	r22, r20
    1420:	66 27       	eor	r22, r22
    1422:	b0 0d       	add	r27, r0
    1424:	a1 1d       	adc	r26, r1
    1426:	66 1f       	adc	r22, r22
    1428:	82 9f       	mul	r24, r18
    142a:	22 27       	eor	r18, r18
    142c:	b0 0d       	add	r27, r0
    142e:	a1 1d       	adc	r26, r1
    1430:	62 1f       	adc	r22, r18
    1432:	73 9f       	mul	r23, r19
    1434:	b0 0d       	add	r27, r0
    1436:	a1 1d       	adc	r26, r1
    1438:	62 1f       	adc	r22, r18
    143a:	83 9f       	mul	r24, r19
    143c:	a0 0d       	add	r26, r0
    143e:	61 1d       	adc	r22, r1
    1440:	22 1f       	adc	r18, r18
    1442:	74 9f       	mul	r23, r20
    1444:	33 27       	eor	r19, r19
    1446:	a0 0d       	add	r26, r0
    1448:	61 1d       	adc	r22, r1
    144a:	23 1f       	adc	r18, r19
    144c:	84 9f       	mul	r24, r20
    144e:	60 0d       	add	r22, r0
    1450:	21 1d       	adc	r18, r1
    1452:	82 2f       	mov	r24, r18
    1454:	76 2f       	mov	r23, r22
    1456:	6a 2f       	mov	r22, r26
    1458:	11 24       	eor	r1, r1
    145a:	9f 57       	subi	r25, 0x7F	; 127
    145c:	50 40       	sbci	r21, 0x00	; 0
    145e:	8a f0       	brmi	.+34     	; 0x1482 <__mulsf3_pse+0x84>
    1460:	e1 f0       	breq	.+56     	; 0x149a <__mulsf3_pse+0x9c>
    1462:	88 23       	and	r24, r24
    1464:	4a f0       	brmi	.+18     	; 0x1478 <__mulsf3_pse+0x7a>
    1466:	ee 0f       	add	r30, r30
    1468:	ff 1f       	adc	r31, r31
    146a:	bb 1f       	adc	r27, r27
    146c:	66 1f       	adc	r22, r22
    146e:	77 1f       	adc	r23, r23
    1470:	88 1f       	adc	r24, r24
    1472:	91 50       	subi	r25, 0x01	; 1
    1474:	50 40       	sbci	r21, 0x00	; 0
    1476:	a9 f7       	brne	.-22     	; 0x1462 <__mulsf3_pse+0x64>
    1478:	9e 3f       	cpi	r25, 0xFE	; 254
    147a:	51 05       	cpc	r21, r1
    147c:	70 f0       	brcs	.+28     	; 0x149a <__mulsf3_pse+0x9c>
    147e:	5c cf       	rjmp	.-328    	; 0x1338 <__fp_inf>
    1480:	a6 cf       	rjmp	.-180    	; 0x13ce <__fp_szero>
    1482:	5f 3f       	cpi	r21, 0xFF	; 255
    1484:	ec f3       	brlt	.-6      	; 0x1480 <__mulsf3_pse+0x82>
    1486:	98 3e       	cpi	r25, 0xE8	; 232
    1488:	dc f3       	brlt	.-10     	; 0x1480 <__mulsf3_pse+0x82>
    148a:	86 95       	lsr	r24
    148c:	77 95       	ror	r23
    148e:	67 95       	ror	r22
    1490:	b7 95       	ror	r27
    1492:	f7 95       	ror	r31
    1494:	e7 95       	ror	r30
    1496:	9f 5f       	subi	r25, 0xFF	; 255
    1498:	c1 f7       	brne	.-16     	; 0x148a <__mulsf3_pse+0x8c>
    149a:	fe 2b       	or	r31, r30
    149c:	88 0f       	add	r24, r24
    149e:	91 1d       	adc	r25, r1
    14a0:	96 95       	lsr	r25
    14a2:	87 95       	ror	r24
    14a4:	97 f9       	bld	r25, 7
    14a6:	08 95       	ret

000014a8 <__fp_cmp>:
    14a8:	99 0f       	add	r25, r25
    14aa:	00 08       	sbc	r0, r0
    14ac:	55 0f       	add	r21, r21
    14ae:	aa 0b       	sbc	r26, r26
    14b0:	e0 e8       	ldi	r30, 0x80	; 128
    14b2:	fe ef       	ldi	r31, 0xFE	; 254
    14b4:	16 16       	cp	r1, r22
    14b6:	17 06       	cpc	r1, r23
    14b8:	e8 07       	cpc	r30, r24
    14ba:	f9 07       	cpc	r31, r25
    14bc:	c0 f0       	brcs	.+48     	; 0x14ee <__fp_cmp+0x46>
    14be:	12 16       	cp	r1, r18
    14c0:	13 06       	cpc	r1, r19
    14c2:	e4 07       	cpc	r30, r20
    14c4:	f5 07       	cpc	r31, r21
    14c6:	98 f0       	brcs	.+38     	; 0x14ee <__fp_cmp+0x46>
    14c8:	62 1b       	sub	r22, r18
    14ca:	73 0b       	sbc	r23, r19
    14cc:	84 0b       	sbc	r24, r20
    14ce:	95 0b       	sbc	r25, r21
    14d0:	39 f4       	brne	.+14     	; 0x14e0 <__fp_cmp+0x38>
    14d2:	0a 26       	eor	r0, r26
    14d4:	61 f0       	breq	.+24     	; 0x14ee <__fp_cmp+0x46>
    14d6:	23 2b       	or	r18, r19
    14d8:	24 2b       	or	r18, r20
    14da:	25 2b       	or	r18, r21
    14dc:	21 f4       	brne	.+8      	; 0x14e6 <__fp_cmp+0x3e>
    14de:	08 95       	ret
    14e0:	0a 26       	eor	r0, r26
    14e2:	09 f4       	brne	.+2      	; 0x14e6 <__fp_cmp+0x3e>
    14e4:	a1 40       	sbci	r26, 0x01	; 1
    14e6:	a6 95       	lsr	r26
    14e8:	8f ef       	ldi	r24, 0xFF	; 255
    14ea:	81 1d       	adc	r24, r1
    14ec:	81 1d       	adc	r24, r1
    14ee:	08 95       	ret

000014f0 <__udivmodsi4>:
    14f0:	a1 e2       	ldi	r26, 0x21	; 33
    14f2:	1a 2e       	mov	r1, r26
    14f4:	aa 1b       	sub	r26, r26
    14f6:	bb 1b       	sub	r27, r27
    14f8:	fd 01       	movw	r30, r26
    14fa:	0d c0       	rjmp	.+26     	; 0x1516 <__udivmodsi4_ep>

000014fc <__udivmodsi4_loop>:
    14fc:	aa 1f       	adc	r26, r26
    14fe:	bb 1f       	adc	r27, r27
    1500:	ee 1f       	adc	r30, r30
    1502:	ff 1f       	adc	r31, r31
    1504:	a2 17       	cp	r26, r18
    1506:	b3 07       	cpc	r27, r19
    1508:	e4 07       	cpc	r30, r20
    150a:	f5 07       	cpc	r31, r21
    150c:	20 f0       	brcs	.+8      	; 0x1516 <__udivmodsi4_ep>
    150e:	a2 1b       	sub	r26, r18
    1510:	b3 0b       	sbc	r27, r19
    1512:	e4 0b       	sbc	r30, r20
    1514:	f5 0b       	sbc	r31, r21

00001516 <__udivmodsi4_ep>:
    1516:	66 1f       	adc	r22, r22
    1518:	77 1f       	adc	r23, r23
    151a:	88 1f       	adc	r24, r24
    151c:	99 1f       	adc	r25, r25
    151e:	1a 94       	dec	r1
    1520:	69 f7       	brne	.-38     	; 0x14fc <__udivmodsi4_loop>
    1522:	60 95       	com	r22
    1524:	70 95       	com	r23
    1526:	80 95       	com	r24
    1528:	90 95       	com	r25
    152a:	9b 01       	movw	r18, r22
    152c:	ac 01       	movw	r20, r24
    152e:	bd 01       	movw	r22, r26
    1530:	cf 01       	movw	r24, r30
    1532:	08 95       	ret

00001534 <__umulhisi3>:
    1534:	a2 9f       	mul	r26, r18
    1536:	b0 01       	movw	r22, r0
    1538:	b3 9f       	mul	r27, r19
    153a:	c0 01       	movw	r24, r0
    153c:	a3 9f       	mul	r26, r19
    153e:	01 d0       	rcall	.+2      	; 0x1542 <__umulhisi3+0xe>
    1540:	b2 9f       	mul	r27, r18
    1542:	70 0d       	add	r23, r0
    1544:	81 1d       	adc	r24, r1
    1546:	11 24       	eor	r1, r1
    1548:	91 1d       	adc	r25, r1
    154a:	08 95       	ret

0000154c <__umoddi3>:
    154c:	68 94       	set
    154e:	01 c0       	rjmp	.+2      	; 0x1552 <__udivdi3_umoddi3>

00001550 <__udivdi3>:
    1550:	e8 94       	clt

00001552 <__udivdi3_umoddi3>:
    1552:	8f 92       	push	r8
    1554:	9f 92       	push	r9
    1556:	cf 93       	push	r28
    1558:	df 93       	push	r29
    155a:	0e 94 b4 0a 	call	0x1568	; 0x1568 <__udivmod64>
    155e:	df 91       	pop	r29
    1560:	cf 91       	pop	r28
    1562:	9f 90       	pop	r9
    1564:	8f 90       	pop	r8
    1566:	08 95       	ret

00001568 <__udivmod64>:
    1568:	88 24       	eor	r8, r8
    156a:	99 24       	eor	r9, r9
    156c:	f4 01       	movw	r30, r8
    156e:	e4 01       	movw	r28, r8
    1570:	b0 e4       	ldi	r27, 0x40	; 64
    1572:	9f 93       	push	r25
    1574:	aa 27       	eor	r26, r26
    1576:	9a 15       	cp	r25, r10
    1578:	8b 04       	cpc	r8, r11
    157a:	9c 04       	cpc	r9, r12
    157c:	ed 05       	cpc	r30, r13
    157e:	fe 05       	cpc	r31, r14
    1580:	cf 05       	cpc	r28, r15
    1582:	d0 07       	cpc	r29, r16
    1584:	a1 07       	cpc	r26, r17
    1586:	98 f4       	brcc	.+38     	; 0x15ae <__udivmod64+0x46>
    1588:	ad 2f       	mov	r26, r29
    158a:	dc 2f       	mov	r29, r28
    158c:	cf 2f       	mov	r28, r31
    158e:	fe 2f       	mov	r31, r30
    1590:	e9 2d       	mov	r30, r9
    1592:	98 2c       	mov	r9, r8
    1594:	89 2e       	mov	r8, r25
    1596:	98 2f       	mov	r25, r24
    1598:	87 2f       	mov	r24, r23
    159a:	76 2f       	mov	r23, r22
    159c:	65 2f       	mov	r22, r21
    159e:	54 2f       	mov	r21, r20
    15a0:	43 2f       	mov	r20, r19
    15a2:	32 2f       	mov	r19, r18
    15a4:	22 27       	eor	r18, r18
    15a6:	b8 50       	subi	r27, 0x08	; 8
    15a8:	31 f7       	brne	.-52     	; 0x1576 <__udivmod64+0xe>
    15aa:	bf 91       	pop	r27
    15ac:	27 c0       	rjmp	.+78     	; 0x15fc <__udivmod64+0x94>
    15ae:	1b 2e       	mov	r1, r27
    15b0:	bf 91       	pop	r27
    15b2:	bb 27       	eor	r27, r27
    15b4:	22 0f       	add	r18, r18
    15b6:	33 1f       	adc	r19, r19
    15b8:	44 1f       	adc	r20, r20
    15ba:	55 1f       	adc	r21, r21
    15bc:	66 1f       	adc	r22, r22
    15be:	77 1f       	adc	r23, r23
    15c0:	88 1f       	adc	r24, r24
    15c2:	99 1f       	adc	r25, r25
    15c4:	88 1c       	adc	r8, r8
    15c6:	99 1c       	adc	r9, r9
    15c8:	ee 1f       	adc	r30, r30
    15ca:	ff 1f       	adc	r31, r31
    15cc:	cc 1f       	adc	r28, r28
    15ce:	dd 1f       	adc	r29, r29
    15d0:	aa 1f       	adc	r26, r26
    15d2:	bb 1f       	adc	r27, r27
    15d4:	8a 14       	cp	r8, r10
    15d6:	9b 04       	cpc	r9, r11
    15d8:	ec 05       	cpc	r30, r12
    15da:	fd 05       	cpc	r31, r13
    15dc:	ce 05       	cpc	r28, r14
    15de:	df 05       	cpc	r29, r15
    15e0:	a0 07       	cpc	r26, r16
    15e2:	b1 07       	cpc	r27, r17
    15e4:	48 f0       	brcs	.+18     	; 0x15f8 <__udivmod64+0x90>
    15e6:	8a 18       	sub	r8, r10
    15e8:	9b 08       	sbc	r9, r11
    15ea:	ec 09       	sbc	r30, r12
    15ec:	fd 09       	sbc	r31, r13
    15ee:	ce 09       	sbc	r28, r14
    15f0:	df 09       	sbc	r29, r15
    15f2:	a0 0b       	sbc	r26, r16
    15f4:	b1 0b       	sbc	r27, r17
    15f6:	21 60       	ori	r18, 0x01	; 1
    15f8:	1a 94       	dec	r1
    15fa:	e1 f6       	brne	.-72     	; 0x15b4 <__udivmod64+0x4c>
    15fc:	2e f4       	brtc	.+10     	; 0x1608 <__udivmod64+0xa0>
    15fe:	94 01       	movw	r18, r8
    1600:	af 01       	movw	r20, r30
    1602:	be 01       	movw	r22, r28
    1604:	cd 01       	movw	r24, r26
    1606:	00 0c       	add	r0, r0
    1608:	08 95       	ret

0000160a <__ashldi3>:
    160a:	0f 93       	push	r16
    160c:	0f 73       	andi	r16, 0x3F	; 63
    160e:	51 f0       	breq	.+20     	; 0x1624 <__ashldi3+0x1a>
    1610:	22 0f       	add	r18, r18
    1612:	33 1f       	adc	r19, r19
    1614:	44 1f       	adc	r20, r20
    1616:	55 1f       	adc	r21, r21
    1618:	66 1f       	adc	r22, r22
    161a:	77 1f       	adc	r23, r23
    161c:	88 1f       	adc	r24, r24
    161e:	99 1f       	adc	r25, r25
    1620:	0a 95       	dec	r16
    1622:	b1 f7       	brne	.-20     	; 0x1610 <__ashldi3+0x6>
    1624:	0f 91       	pop	r16
    1626:	08 95       	ret

00001628 <__lshrdi3>:
    1628:	0f 93       	push	r16
    162a:	0f 73       	andi	r16, 0x3F	; 63
    162c:	51 f0       	breq	.+20     	; 0x1642 <__lshrdi3+0x1a>
    162e:	96 95       	lsr	r25
    1630:	87 95       	ror	r24
    1632:	77 95       	ror	r23
    1634:	67 95       	ror	r22
    1636:	57 95       	ror	r21
    1638:	47 95       	ror	r20
    163a:	37 95       	ror	r19
    163c:	27 95       	ror	r18
    163e:	0a 95       	dec	r16
    1640:	b1 f7       	brne	.-20     	; 0x162e <__lshrdi3+0x6>
    1642:	0f 91       	pop	r16
    1644:	08 95       	ret

00001646 <__adddi3>:
    1646:	2a 0d       	add	r18, r10
    1648:	3b 1d       	adc	r19, r11
    164a:	4c 1d       	adc	r20, r12
    164c:	5d 1d       	adc	r21, r13
    164e:	6e 1d       	adc	r22, r14
    1650:	7f 1d       	adc	r23, r15
    1652:	80 1f       	adc	r24, r16
    1654:	91 1f       	adc	r25, r17
    1656:	08 95       	ret

00001658 <__cmpdi2_s8>:
    1658:	00 24       	eor	r0, r0
    165a:	a7 fd       	sbrc	r26, 7
    165c:	00 94       	com	r0
    165e:	2a 17       	cp	r18, r26
    1660:	30 05       	cpc	r19, r0
    1662:	40 05       	cpc	r20, r0
    1664:	50 05       	cpc	r21, r0
    1666:	60 05       	cpc	r22, r0
    1668:	70 05       	cpc	r23, r0
    166a:	80 05       	cpc	r24, r0
    166c:	90 05       	cpc	r25, r0
    166e:	08 95       	ret

00001670 <memcpy>:
    1670:	fb 01       	movw	r30, r22
    1672:	dc 01       	movw	r26, r24
    1674:	02 c0       	rjmp	.+4      	; 0x167a <memcpy+0xa>
    1676:	01 90       	ld	r0, Z+
    1678:	0d 92       	st	X+, r0
    167a:	41 50       	subi	r20, 0x01	; 1
    167c:	50 40       	sbci	r21, 0x00	; 0
    167e:	d8 f7       	brcc	.-10     	; 0x1676 <memcpy+0x6>
    1680:	08 95       	ret

00001682 <sprintf>:
    1682:	ae e0       	ldi	r26, 0x0E	; 14
    1684:	b0 e0       	ldi	r27, 0x00	; 0
    1686:	e7 e4       	ldi	r30, 0x47	; 71
    1688:	fb e0       	ldi	r31, 0x0B	; 11
    168a:	0c 94 33 0e 	jmp	0x1c66	; 0x1c66 <__prologue_saves__+0x1c>
    168e:	0d 89       	ldd	r16, Y+21	; 0x15
    1690:	1e 89       	ldd	r17, Y+22	; 0x16
    1692:	86 e0       	ldi	r24, 0x06	; 6
    1694:	8c 83       	std	Y+4, r24	; 0x04
    1696:	1a 83       	std	Y+2, r17	; 0x02
    1698:	09 83       	std	Y+1, r16	; 0x01
    169a:	8f ef       	ldi	r24, 0xFF	; 255
    169c:	9f e7       	ldi	r25, 0x7F	; 127
    169e:	9e 83       	std	Y+6, r25	; 0x06
    16a0:	8d 83       	std	Y+5, r24	; 0x05
    16a2:	ce 01       	movw	r24, r28
    16a4:	49 96       	adiw	r24, 0x19	; 25
    16a6:	ac 01       	movw	r20, r24
    16a8:	6f 89       	ldd	r22, Y+23	; 0x17
    16aa:	78 8d       	ldd	r23, Y+24	; 0x18
    16ac:	ce 01       	movw	r24, r28
    16ae:	01 96       	adiw	r24, 0x01	; 1
    16b0:	0e 94 63 0b 	call	0x16c6	; 0x16c6 <vfprintf>
    16b4:	ef 81       	ldd	r30, Y+7	; 0x07
    16b6:	f8 85       	ldd	r31, Y+8	; 0x08
    16b8:	e0 0f       	add	r30, r16
    16ba:	f1 1f       	adc	r31, r17
    16bc:	10 82       	st	Z, r1
    16be:	2e 96       	adiw	r28, 0x0e	; 14
    16c0:	e4 e0       	ldi	r30, 0x04	; 4
    16c2:	0c 94 4f 0e 	jmp	0x1c9e	; 0x1c9e <__epilogue_restores__+0x1c>

000016c6 <vfprintf>:
    16c6:	ac e0       	ldi	r26, 0x0C	; 12
    16c8:	b0 e0       	ldi	r27, 0x00	; 0
    16ca:	e9 e6       	ldi	r30, 0x69	; 105
    16cc:	fb e0       	ldi	r31, 0x0B	; 11
    16ce:	0c 94 25 0e 	jmp	0x1c4a	; 0x1c4a <__prologue_saves__>
    16d2:	7c 01       	movw	r14, r24
    16d4:	6b 01       	movw	r12, r22
    16d6:	8a 01       	movw	r16, r20
    16d8:	fc 01       	movw	r30, r24
    16da:	17 82       	std	Z+7, r1	; 0x07
    16dc:	16 82       	std	Z+6, r1	; 0x06
    16de:	83 81       	ldd	r24, Z+3	; 0x03
    16e0:	81 ff       	sbrs	r24, 1
    16e2:	c6 c1       	rjmp	.+908    	; 0x1a70 <vfprintf+0x3aa>
    16e4:	88 24       	eor	r8, r8
    16e6:	83 94       	inc	r8
    16e8:	91 2c       	mov	r9, r1
    16ea:	8c 0e       	add	r8, r28
    16ec:	9d 1e       	adc	r9, r29
    16ee:	f7 01       	movw	r30, r14
    16f0:	93 81       	ldd	r25, Z+3	; 0x03
    16f2:	f6 01       	movw	r30, r12
    16f4:	93 fd       	sbrc	r25, 3
    16f6:	85 91       	lpm	r24, Z+
    16f8:	93 ff       	sbrs	r25, 3
    16fa:	81 91       	ld	r24, Z+
    16fc:	6f 01       	movw	r12, r30
    16fe:	88 23       	and	r24, r24
    1700:	09 f4       	brne	.+2      	; 0x1704 <vfprintf+0x3e>
    1702:	b2 c1       	rjmp	.+868    	; 0x1a68 <vfprintf+0x3a2>
    1704:	85 32       	cpi	r24, 0x25	; 37
    1706:	39 f4       	brne	.+14     	; 0x1716 <vfprintf+0x50>
    1708:	93 fd       	sbrc	r25, 3
    170a:	85 91       	lpm	r24, Z+
    170c:	93 ff       	sbrs	r25, 3
    170e:	81 91       	ld	r24, Z+
    1710:	6f 01       	movw	r12, r30
    1712:	85 32       	cpi	r24, 0x25	; 37
    1714:	29 f4       	brne	.+10     	; 0x1720 <vfprintf+0x5a>
    1716:	b7 01       	movw	r22, r14
    1718:	90 e0       	ldi	r25, 0x00	; 0
    171a:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <fputc>
    171e:	e7 cf       	rjmp	.-50     	; 0x16ee <vfprintf+0x28>
    1720:	51 2c       	mov	r5, r1
    1722:	31 2c       	mov	r3, r1
    1724:	20 e0       	ldi	r18, 0x00	; 0
    1726:	20 32       	cpi	r18, 0x20	; 32
    1728:	a8 f4       	brcc	.+42     	; 0x1754 <vfprintf+0x8e>
    172a:	8b 32       	cpi	r24, 0x2B	; 43
    172c:	61 f0       	breq	.+24     	; 0x1746 <vfprintf+0x80>
    172e:	28 f4       	brcc	.+10     	; 0x173a <vfprintf+0x74>
    1730:	80 32       	cpi	r24, 0x20	; 32
    1732:	51 f0       	breq	.+20     	; 0x1748 <vfprintf+0x82>
    1734:	83 32       	cpi	r24, 0x23	; 35
    1736:	71 f4       	brne	.+28     	; 0x1754 <vfprintf+0x8e>
    1738:	0b c0       	rjmp	.+22     	; 0x1750 <vfprintf+0x8a>
    173a:	8d 32       	cpi	r24, 0x2D	; 45
    173c:	39 f0       	breq	.+14     	; 0x174c <vfprintf+0x86>
    173e:	80 33       	cpi	r24, 0x30	; 48
    1740:	49 f4       	brne	.+18     	; 0x1754 <vfprintf+0x8e>
    1742:	21 60       	ori	r18, 0x01	; 1
    1744:	28 c0       	rjmp	.+80     	; 0x1796 <vfprintf+0xd0>
    1746:	22 60       	ori	r18, 0x02	; 2
    1748:	24 60       	ori	r18, 0x04	; 4
    174a:	25 c0       	rjmp	.+74     	; 0x1796 <vfprintf+0xd0>
    174c:	28 60       	ori	r18, 0x08	; 8
    174e:	23 c0       	rjmp	.+70     	; 0x1796 <vfprintf+0xd0>
    1750:	20 61       	ori	r18, 0x10	; 16
    1752:	21 c0       	rjmp	.+66     	; 0x1796 <vfprintf+0xd0>
    1754:	27 fd       	sbrc	r18, 7
    1756:	27 c0       	rjmp	.+78     	; 0x17a6 <vfprintf+0xe0>
    1758:	38 2f       	mov	r19, r24
    175a:	30 53       	subi	r19, 0x30	; 48
    175c:	3a 30       	cpi	r19, 0x0A	; 10
    175e:	78 f4       	brcc	.+30     	; 0x177e <vfprintf+0xb8>
    1760:	26 ff       	sbrs	r18, 6
    1762:	06 c0       	rjmp	.+12     	; 0x1770 <vfprintf+0xaa>
    1764:	fa e0       	ldi	r31, 0x0A	; 10
    1766:	5f 9e       	mul	r5, r31
    1768:	30 0d       	add	r19, r0
    176a:	11 24       	eor	r1, r1
    176c:	53 2e       	mov	r5, r19
    176e:	13 c0       	rjmp	.+38     	; 0x1796 <vfprintf+0xd0>
    1770:	8a e0       	ldi	r24, 0x0A	; 10
    1772:	38 9e       	mul	r3, r24
    1774:	30 0d       	add	r19, r0
    1776:	11 24       	eor	r1, r1
    1778:	33 2e       	mov	r3, r19
    177a:	20 62       	ori	r18, 0x20	; 32
    177c:	0c c0       	rjmp	.+24     	; 0x1796 <vfprintf+0xd0>
    177e:	8e 32       	cpi	r24, 0x2E	; 46
    1780:	21 f4       	brne	.+8      	; 0x178a <vfprintf+0xc4>
    1782:	26 fd       	sbrc	r18, 6
    1784:	71 c1       	rjmp	.+738    	; 0x1a68 <vfprintf+0x3a2>
    1786:	20 64       	ori	r18, 0x40	; 64
    1788:	06 c0       	rjmp	.+12     	; 0x1796 <vfprintf+0xd0>
    178a:	8c 36       	cpi	r24, 0x6C	; 108
    178c:	11 f4       	brne	.+4      	; 0x1792 <vfprintf+0xcc>
    178e:	20 68       	ori	r18, 0x80	; 128
    1790:	02 c0       	rjmp	.+4      	; 0x1796 <vfprintf+0xd0>
    1792:	88 36       	cpi	r24, 0x68	; 104
    1794:	41 f4       	brne	.+16     	; 0x17a6 <vfprintf+0xe0>
    1796:	f6 01       	movw	r30, r12
    1798:	93 fd       	sbrc	r25, 3
    179a:	85 91       	lpm	r24, Z+
    179c:	93 ff       	sbrs	r25, 3
    179e:	81 91       	ld	r24, Z+
    17a0:	6f 01       	movw	r12, r30
    17a2:	81 11       	cpse	r24, r1
    17a4:	c0 cf       	rjmp	.-128    	; 0x1726 <vfprintf+0x60>
    17a6:	98 2f       	mov	r25, r24
    17a8:	95 54       	subi	r25, 0x45	; 69
    17aa:	93 30       	cpi	r25, 0x03	; 3
    17ac:	18 f0       	brcs	.+6      	; 0x17b4 <vfprintf+0xee>
    17ae:	90 52       	subi	r25, 0x20	; 32
    17b0:	93 30       	cpi	r25, 0x03	; 3
    17b2:	28 f4       	brcc	.+10     	; 0x17be <vfprintf+0xf8>
    17b4:	0c 5f       	subi	r16, 0xFC	; 252
    17b6:	1f 4f       	sbci	r17, 0xFF	; 255
    17b8:	ff e3       	ldi	r31, 0x3F	; 63
    17ba:	f9 83       	std	Y+1, r31	; 0x01
    17bc:	0d c0       	rjmp	.+26     	; 0x17d8 <vfprintf+0x112>
    17be:	83 36       	cpi	r24, 0x63	; 99
    17c0:	31 f0       	breq	.+12     	; 0x17ce <vfprintf+0x108>
    17c2:	83 37       	cpi	r24, 0x73	; 115
    17c4:	71 f0       	breq	.+28     	; 0x17e2 <vfprintf+0x11c>
    17c6:	83 35       	cpi	r24, 0x53	; 83
    17c8:	09 f0       	breq	.+2      	; 0x17cc <vfprintf+0x106>
    17ca:	5e c0       	rjmp	.+188    	; 0x1888 <vfprintf+0x1c2>
    17cc:	23 c0       	rjmp	.+70     	; 0x1814 <vfprintf+0x14e>
    17ce:	f8 01       	movw	r30, r16
    17d0:	80 81       	ld	r24, Z
    17d2:	89 83       	std	Y+1, r24	; 0x01
    17d4:	0e 5f       	subi	r16, 0xFE	; 254
    17d6:	1f 4f       	sbci	r17, 0xFF	; 255
    17d8:	44 24       	eor	r4, r4
    17da:	43 94       	inc	r4
    17dc:	51 2c       	mov	r5, r1
    17de:	54 01       	movw	r10, r8
    17e0:	15 c0       	rjmp	.+42     	; 0x180c <vfprintf+0x146>
    17e2:	38 01       	movw	r6, r16
    17e4:	f2 e0       	ldi	r31, 0x02	; 2
    17e6:	6f 0e       	add	r6, r31
    17e8:	71 1c       	adc	r7, r1
    17ea:	f8 01       	movw	r30, r16
    17ec:	a0 80       	ld	r10, Z
    17ee:	b1 80       	ldd	r11, Z+1	; 0x01
    17f0:	26 ff       	sbrs	r18, 6
    17f2:	03 c0       	rjmp	.+6      	; 0x17fa <vfprintf+0x134>
    17f4:	65 2d       	mov	r22, r5
    17f6:	70 e0       	ldi	r23, 0x00	; 0
    17f8:	02 c0       	rjmp	.+4      	; 0x17fe <vfprintf+0x138>
    17fa:	6f ef       	ldi	r22, 0xFF	; 255
    17fc:	7f ef       	ldi	r23, 0xFF	; 255
    17fe:	c5 01       	movw	r24, r10
    1800:	2c 87       	std	Y+12, r18	; 0x0c
    1802:	0e 94 90 0d 	call	0x1b20	; 0x1b20 <strnlen>
    1806:	2c 01       	movw	r4, r24
    1808:	83 01       	movw	r16, r6
    180a:	2c 85       	ldd	r18, Y+12	; 0x0c
    180c:	6f e7       	ldi	r22, 0x7F	; 127
    180e:	26 2e       	mov	r2, r22
    1810:	22 22       	and	r2, r18
    1812:	18 c0       	rjmp	.+48     	; 0x1844 <vfprintf+0x17e>
    1814:	38 01       	movw	r6, r16
    1816:	f2 e0       	ldi	r31, 0x02	; 2
    1818:	6f 0e       	add	r6, r31
    181a:	71 1c       	adc	r7, r1
    181c:	f8 01       	movw	r30, r16
    181e:	a0 80       	ld	r10, Z
    1820:	b1 80       	ldd	r11, Z+1	; 0x01
    1822:	26 ff       	sbrs	r18, 6
    1824:	03 c0       	rjmp	.+6      	; 0x182c <vfprintf+0x166>
    1826:	65 2d       	mov	r22, r5
    1828:	70 e0       	ldi	r23, 0x00	; 0
    182a:	02 c0       	rjmp	.+4      	; 0x1830 <vfprintf+0x16a>
    182c:	6f ef       	ldi	r22, 0xFF	; 255
    182e:	7f ef       	ldi	r23, 0xFF	; 255
    1830:	c5 01       	movw	r24, r10
    1832:	2c 87       	std	Y+12, r18	; 0x0c
    1834:	0e 94 85 0d 	call	0x1b0a	; 0x1b0a <strnlen_P>
    1838:	2c 01       	movw	r4, r24
    183a:	2c 85       	ldd	r18, Y+12	; 0x0c
    183c:	50 e8       	ldi	r21, 0x80	; 128
    183e:	25 2e       	mov	r2, r21
    1840:	22 2a       	or	r2, r18
    1842:	83 01       	movw	r16, r6
    1844:	23 fc       	sbrc	r2, 3
    1846:	1c c0       	rjmp	.+56     	; 0x1880 <vfprintf+0x1ba>
    1848:	06 c0       	rjmp	.+12     	; 0x1856 <vfprintf+0x190>
    184a:	b7 01       	movw	r22, r14
    184c:	80 e2       	ldi	r24, 0x20	; 32
    184e:	90 e0       	ldi	r25, 0x00	; 0
    1850:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <fputc>
    1854:	3a 94       	dec	r3
    1856:	83 2d       	mov	r24, r3
    1858:	90 e0       	ldi	r25, 0x00	; 0
    185a:	48 16       	cp	r4, r24
    185c:	59 06       	cpc	r5, r25
    185e:	a8 f3       	brcs	.-22     	; 0x184a <vfprintf+0x184>
    1860:	0f c0       	rjmp	.+30     	; 0x1880 <vfprintf+0x1ba>
    1862:	f5 01       	movw	r30, r10
    1864:	27 fc       	sbrc	r2, 7
    1866:	85 91       	lpm	r24, Z+
    1868:	27 fe       	sbrs	r2, 7
    186a:	81 91       	ld	r24, Z+
    186c:	5f 01       	movw	r10, r30
    186e:	b7 01       	movw	r22, r14
    1870:	90 e0       	ldi	r25, 0x00	; 0
    1872:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <fputc>
    1876:	31 10       	cpse	r3, r1
    1878:	3a 94       	dec	r3
    187a:	f1 e0       	ldi	r31, 0x01	; 1
    187c:	4f 1a       	sub	r4, r31
    187e:	51 08       	sbc	r5, r1
    1880:	41 14       	cp	r4, r1
    1882:	51 04       	cpc	r5, r1
    1884:	71 f7       	brne	.-36     	; 0x1862 <vfprintf+0x19c>
    1886:	ed c0       	rjmp	.+474    	; 0x1a62 <vfprintf+0x39c>
    1888:	84 36       	cpi	r24, 0x64	; 100
    188a:	11 f0       	breq	.+4      	; 0x1890 <vfprintf+0x1ca>
    188c:	89 36       	cpi	r24, 0x69	; 105
    188e:	41 f5       	brne	.+80     	; 0x18e0 <vfprintf+0x21a>
    1890:	f8 01       	movw	r30, r16
    1892:	27 ff       	sbrs	r18, 7
    1894:	07 c0       	rjmp	.+14     	; 0x18a4 <vfprintf+0x1de>
    1896:	60 81       	ld	r22, Z
    1898:	71 81       	ldd	r23, Z+1	; 0x01
    189a:	82 81       	ldd	r24, Z+2	; 0x02
    189c:	93 81       	ldd	r25, Z+3	; 0x03
    189e:	0c 5f       	subi	r16, 0xFC	; 252
    18a0:	1f 4f       	sbci	r17, 0xFF	; 255
    18a2:	08 c0       	rjmp	.+16     	; 0x18b4 <vfprintf+0x1ee>
    18a4:	60 81       	ld	r22, Z
    18a6:	71 81       	ldd	r23, Z+1	; 0x01
    18a8:	88 27       	eor	r24, r24
    18aa:	77 fd       	sbrc	r23, 7
    18ac:	80 95       	com	r24
    18ae:	98 2f       	mov	r25, r24
    18b0:	0e 5f       	subi	r16, 0xFE	; 254
    18b2:	1f 4f       	sbci	r17, 0xFF	; 255
    18b4:	4f e6       	ldi	r20, 0x6F	; 111
    18b6:	b4 2e       	mov	r11, r20
    18b8:	b2 22       	and	r11, r18
    18ba:	97 ff       	sbrs	r25, 7
    18bc:	09 c0       	rjmp	.+18     	; 0x18d0 <vfprintf+0x20a>
    18be:	90 95       	com	r25
    18c0:	80 95       	com	r24
    18c2:	70 95       	com	r23
    18c4:	61 95       	neg	r22
    18c6:	7f 4f       	sbci	r23, 0xFF	; 255
    18c8:	8f 4f       	sbci	r24, 0xFF	; 255
    18ca:	9f 4f       	sbci	r25, 0xFF	; 255
    18cc:	f0 e8       	ldi	r31, 0x80	; 128
    18ce:	bf 2a       	or	r11, r31
    18d0:	2a e0       	ldi	r18, 0x0A	; 10
    18d2:	30 e0       	ldi	r19, 0x00	; 0
    18d4:	a4 01       	movw	r20, r8
    18d6:	0e 94 c7 0d 	call	0x1b8e	; 0x1b8e <__ultoa_invert>
    18da:	a8 2e       	mov	r10, r24
    18dc:	a8 18       	sub	r10, r8
    18de:	43 c0       	rjmp	.+134    	; 0x1966 <vfprintf+0x2a0>
    18e0:	85 37       	cpi	r24, 0x75	; 117
    18e2:	31 f4       	brne	.+12     	; 0x18f0 <vfprintf+0x22a>
    18e4:	3f ee       	ldi	r19, 0xEF	; 239
    18e6:	b3 2e       	mov	r11, r19
    18e8:	b2 22       	and	r11, r18
    18ea:	2a e0       	ldi	r18, 0x0A	; 10
    18ec:	30 e0       	ldi	r19, 0x00	; 0
    18ee:	24 c0       	rjmp	.+72     	; 0x1938 <vfprintf+0x272>
    18f0:	99 ef       	ldi	r25, 0xF9	; 249
    18f2:	b9 2e       	mov	r11, r25
    18f4:	b2 22       	and	r11, r18
    18f6:	8f 36       	cpi	r24, 0x6F	; 111
    18f8:	b9 f0       	breq	.+46     	; 0x1928 <vfprintf+0x262>
    18fa:	20 f4       	brcc	.+8      	; 0x1904 <vfprintf+0x23e>
    18fc:	88 35       	cpi	r24, 0x58	; 88
    18fe:	09 f0       	breq	.+2      	; 0x1902 <vfprintf+0x23c>
    1900:	b3 c0       	rjmp	.+358    	; 0x1a68 <vfprintf+0x3a2>
    1902:	0d c0       	rjmp	.+26     	; 0x191e <vfprintf+0x258>
    1904:	80 37       	cpi	r24, 0x70	; 112
    1906:	21 f0       	breq	.+8      	; 0x1910 <vfprintf+0x24a>
    1908:	88 37       	cpi	r24, 0x78	; 120
    190a:	09 f0       	breq	.+2      	; 0x190e <vfprintf+0x248>
    190c:	ad c0       	rjmp	.+346    	; 0x1a68 <vfprintf+0x3a2>
    190e:	02 c0       	rjmp	.+4      	; 0x1914 <vfprintf+0x24e>
    1910:	20 e1       	ldi	r18, 0x10	; 16
    1912:	b2 2a       	or	r11, r18
    1914:	b4 fe       	sbrs	r11, 4
    1916:	0b c0       	rjmp	.+22     	; 0x192e <vfprintf+0x268>
    1918:	84 e0       	ldi	r24, 0x04	; 4
    191a:	b8 2a       	or	r11, r24
    191c:	08 c0       	rjmp	.+16     	; 0x192e <vfprintf+0x268>
    191e:	24 ff       	sbrs	r18, 4
    1920:	09 c0       	rjmp	.+18     	; 0x1934 <vfprintf+0x26e>
    1922:	e6 e0       	ldi	r30, 0x06	; 6
    1924:	be 2a       	or	r11, r30
    1926:	06 c0       	rjmp	.+12     	; 0x1934 <vfprintf+0x26e>
    1928:	28 e0       	ldi	r18, 0x08	; 8
    192a:	30 e0       	ldi	r19, 0x00	; 0
    192c:	05 c0       	rjmp	.+10     	; 0x1938 <vfprintf+0x272>
    192e:	20 e1       	ldi	r18, 0x10	; 16
    1930:	30 e0       	ldi	r19, 0x00	; 0
    1932:	02 c0       	rjmp	.+4      	; 0x1938 <vfprintf+0x272>
    1934:	20 e1       	ldi	r18, 0x10	; 16
    1936:	32 e0       	ldi	r19, 0x02	; 2
    1938:	f8 01       	movw	r30, r16
    193a:	b7 fe       	sbrs	r11, 7
    193c:	07 c0       	rjmp	.+14     	; 0x194c <vfprintf+0x286>
    193e:	60 81       	ld	r22, Z
    1940:	71 81       	ldd	r23, Z+1	; 0x01
    1942:	82 81       	ldd	r24, Z+2	; 0x02
    1944:	93 81       	ldd	r25, Z+3	; 0x03
    1946:	0c 5f       	subi	r16, 0xFC	; 252
    1948:	1f 4f       	sbci	r17, 0xFF	; 255
    194a:	06 c0       	rjmp	.+12     	; 0x1958 <vfprintf+0x292>
    194c:	60 81       	ld	r22, Z
    194e:	71 81       	ldd	r23, Z+1	; 0x01
    1950:	80 e0       	ldi	r24, 0x00	; 0
    1952:	90 e0       	ldi	r25, 0x00	; 0
    1954:	0e 5f       	subi	r16, 0xFE	; 254
    1956:	1f 4f       	sbci	r17, 0xFF	; 255
    1958:	a4 01       	movw	r20, r8
    195a:	0e 94 c7 0d 	call	0x1b8e	; 0x1b8e <__ultoa_invert>
    195e:	a8 2e       	mov	r10, r24
    1960:	a8 18       	sub	r10, r8
    1962:	ff e7       	ldi	r31, 0x7F	; 127
    1964:	bf 22       	and	r11, r31
    1966:	b6 fe       	sbrs	r11, 6
    1968:	0b c0       	rjmp	.+22     	; 0x1980 <vfprintf+0x2ba>
    196a:	2b 2d       	mov	r18, r11
    196c:	2e 7f       	andi	r18, 0xFE	; 254
    196e:	a5 14       	cp	r10, r5
    1970:	50 f4       	brcc	.+20     	; 0x1986 <vfprintf+0x2c0>
    1972:	b4 fe       	sbrs	r11, 4
    1974:	0a c0       	rjmp	.+20     	; 0x198a <vfprintf+0x2c4>
    1976:	b2 fc       	sbrc	r11, 2
    1978:	08 c0       	rjmp	.+16     	; 0x198a <vfprintf+0x2c4>
    197a:	2b 2d       	mov	r18, r11
    197c:	2e 7e       	andi	r18, 0xEE	; 238
    197e:	05 c0       	rjmp	.+10     	; 0x198a <vfprintf+0x2c4>
    1980:	7a 2c       	mov	r7, r10
    1982:	2b 2d       	mov	r18, r11
    1984:	03 c0       	rjmp	.+6      	; 0x198c <vfprintf+0x2c6>
    1986:	7a 2c       	mov	r7, r10
    1988:	01 c0       	rjmp	.+2      	; 0x198c <vfprintf+0x2c6>
    198a:	75 2c       	mov	r7, r5
    198c:	24 ff       	sbrs	r18, 4
    198e:	0d c0       	rjmp	.+26     	; 0x19aa <vfprintf+0x2e4>
    1990:	fe 01       	movw	r30, r28
    1992:	ea 0d       	add	r30, r10
    1994:	f1 1d       	adc	r31, r1
    1996:	80 81       	ld	r24, Z
    1998:	80 33       	cpi	r24, 0x30	; 48
    199a:	11 f4       	brne	.+4      	; 0x19a0 <vfprintf+0x2da>
    199c:	29 7e       	andi	r18, 0xE9	; 233
    199e:	09 c0       	rjmp	.+18     	; 0x19b2 <vfprintf+0x2ec>
    19a0:	22 ff       	sbrs	r18, 2
    19a2:	06 c0       	rjmp	.+12     	; 0x19b0 <vfprintf+0x2ea>
    19a4:	73 94       	inc	r7
    19a6:	73 94       	inc	r7
    19a8:	04 c0       	rjmp	.+8      	; 0x19b2 <vfprintf+0x2ec>
    19aa:	82 2f       	mov	r24, r18
    19ac:	86 78       	andi	r24, 0x86	; 134
    19ae:	09 f0       	breq	.+2      	; 0x19b2 <vfprintf+0x2ec>
    19b0:	73 94       	inc	r7
    19b2:	23 fd       	sbrc	r18, 3
    19b4:	14 c0       	rjmp	.+40     	; 0x19de <vfprintf+0x318>
    19b6:	20 ff       	sbrs	r18, 0
    19b8:	0f c0       	rjmp	.+30     	; 0x19d8 <vfprintf+0x312>
    19ba:	5a 2c       	mov	r5, r10
    19bc:	73 14       	cp	r7, r3
    19be:	60 f4       	brcc	.+24     	; 0x19d8 <vfprintf+0x312>
    19c0:	53 0c       	add	r5, r3
    19c2:	57 18       	sub	r5, r7
    19c4:	73 2c       	mov	r7, r3
    19c6:	08 c0       	rjmp	.+16     	; 0x19d8 <vfprintf+0x312>
    19c8:	b7 01       	movw	r22, r14
    19ca:	80 e2       	ldi	r24, 0x20	; 32
    19cc:	90 e0       	ldi	r25, 0x00	; 0
    19ce:	2c 87       	std	Y+12, r18	; 0x0c
    19d0:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <fputc>
    19d4:	73 94       	inc	r7
    19d6:	2c 85       	ldd	r18, Y+12	; 0x0c
    19d8:	73 14       	cp	r7, r3
    19da:	b0 f3       	brcs	.-20     	; 0x19c8 <vfprintf+0x302>
    19dc:	04 c0       	rjmp	.+8      	; 0x19e6 <vfprintf+0x320>
    19de:	73 14       	cp	r7, r3
    19e0:	10 f4       	brcc	.+4      	; 0x19e6 <vfprintf+0x320>
    19e2:	37 18       	sub	r3, r7
    19e4:	01 c0       	rjmp	.+2      	; 0x19e8 <vfprintf+0x322>
    19e6:	31 2c       	mov	r3, r1
    19e8:	24 ff       	sbrs	r18, 4
    19ea:	12 c0       	rjmp	.+36     	; 0x1a10 <vfprintf+0x34a>
    19ec:	b7 01       	movw	r22, r14
    19ee:	80 e3       	ldi	r24, 0x30	; 48
    19f0:	90 e0       	ldi	r25, 0x00	; 0
    19f2:	2c 87       	std	Y+12, r18	; 0x0c
    19f4:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <fputc>
    19f8:	2c 85       	ldd	r18, Y+12	; 0x0c
    19fa:	22 ff       	sbrs	r18, 2
    19fc:	1e c0       	rjmp	.+60     	; 0x1a3a <vfprintf+0x374>
    19fe:	21 ff       	sbrs	r18, 1
    1a00:	03 c0       	rjmp	.+6      	; 0x1a08 <vfprintf+0x342>
    1a02:	88 e5       	ldi	r24, 0x58	; 88
    1a04:	90 e0       	ldi	r25, 0x00	; 0
    1a06:	02 c0       	rjmp	.+4      	; 0x1a0c <vfprintf+0x346>
    1a08:	88 e7       	ldi	r24, 0x78	; 120
    1a0a:	90 e0       	ldi	r25, 0x00	; 0
    1a0c:	b7 01       	movw	r22, r14
    1a0e:	0c c0       	rjmp	.+24     	; 0x1a28 <vfprintf+0x362>
    1a10:	82 2f       	mov	r24, r18
    1a12:	86 78       	andi	r24, 0x86	; 134
    1a14:	91 f0       	breq	.+36     	; 0x1a3a <vfprintf+0x374>
    1a16:	21 fd       	sbrc	r18, 1
    1a18:	02 c0       	rjmp	.+4      	; 0x1a1e <vfprintf+0x358>
    1a1a:	80 e2       	ldi	r24, 0x20	; 32
    1a1c:	01 c0       	rjmp	.+2      	; 0x1a20 <vfprintf+0x35a>
    1a1e:	8b e2       	ldi	r24, 0x2B	; 43
    1a20:	27 fd       	sbrc	r18, 7
    1a22:	8d e2       	ldi	r24, 0x2D	; 45
    1a24:	b7 01       	movw	r22, r14
    1a26:	90 e0       	ldi	r25, 0x00	; 0
    1a28:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <fputc>
    1a2c:	06 c0       	rjmp	.+12     	; 0x1a3a <vfprintf+0x374>
    1a2e:	b7 01       	movw	r22, r14
    1a30:	80 e3       	ldi	r24, 0x30	; 48
    1a32:	90 e0       	ldi	r25, 0x00	; 0
    1a34:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <fputc>
    1a38:	5a 94       	dec	r5
    1a3a:	a5 14       	cp	r10, r5
    1a3c:	c0 f3       	brcs	.-16     	; 0x1a2e <vfprintf+0x368>
    1a3e:	aa 94       	dec	r10
    1a40:	f4 01       	movw	r30, r8
    1a42:	ea 0d       	add	r30, r10
    1a44:	f1 1d       	adc	r31, r1
    1a46:	b7 01       	movw	r22, r14
    1a48:	80 81       	ld	r24, Z
    1a4a:	90 e0       	ldi	r25, 0x00	; 0
    1a4c:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <fputc>
    1a50:	a1 10       	cpse	r10, r1
    1a52:	f5 cf       	rjmp	.-22     	; 0x1a3e <vfprintf+0x378>
    1a54:	06 c0       	rjmp	.+12     	; 0x1a62 <vfprintf+0x39c>
    1a56:	b7 01       	movw	r22, r14
    1a58:	80 e2       	ldi	r24, 0x20	; 32
    1a5a:	90 e0       	ldi	r25, 0x00	; 0
    1a5c:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <fputc>
    1a60:	3a 94       	dec	r3
    1a62:	31 10       	cpse	r3, r1
    1a64:	f8 cf       	rjmp	.-16     	; 0x1a56 <vfprintf+0x390>
    1a66:	43 ce       	rjmp	.-890    	; 0x16ee <vfprintf+0x28>
    1a68:	f7 01       	movw	r30, r14
    1a6a:	26 81       	ldd	r18, Z+6	; 0x06
    1a6c:	37 81       	ldd	r19, Z+7	; 0x07
    1a6e:	02 c0       	rjmp	.+4      	; 0x1a74 <vfprintf+0x3ae>
    1a70:	2f ef       	ldi	r18, 0xFF	; 255
    1a72:	3f ef       	ldi	r19, 0xFF	; 255
    1a74:	c9 01       	movw	r24, r18
    1a76:	2c 96       	adiw	r28, 0x0c	; 12
    1a78:	e2 e1       	ldi	r30, 0x12	; 18
    1a7a:	0c 94 41 0e 	jmp	0x1c82	; 0x1c82 <__epilogue_restores__>

00001a7e <__eerd_block_m328p>:
    1a7e:	dc 01       	movw	r26, r24
    1a80:	cb 01       	movw	r24, r22

00001a82 <__eerd_blraw_m328p>:
    1a82:	fc 01       	movw	r30, r24
    1a84:	f9 99       	sbic	0x1f, 1	; 31
    1a86:	fe cf       	rjmp	.-4      	; 0x1a84 <__eerd_blraw_m328p+0x2>
    1a88:	06 c0       	rjmp	.+12     	; 0x1a96 <__eerd_blraw_m328p+0x14>
    1a8a:	f2 bd       	out	0x22, r31	; 34
    1a8c:	e1 bd       	out	0x21, r30	; 33
    1a8e:	f8 9a       	sbi	0x1f, 0	; 31
    1a90:	31 96       	adiw	r30, 0x01	; 1
    1a92:	00 b4       	in	r0, 0x20	; 32
    1a94:	0d 92       	st	X+, r0
    1a96:	41 50       	subi	r20, 0x01	; 1
    1a98:	50 40       	sbci	r21, 0x00	; 0
    1a9a:	b8 f7       	brcc	.-18     	; 0x1a8a <__eerd_blraw_m328p+0x8>
    1a9c:	08 95       	ret

00001a9e <__eerd_byte_m328p>:
    1a9e:	f9 99       	sbic	0x1f, 1	; 31
    1aa0:	fe cf       	rjmp	.-4      	; 0x1a9e <__eerd_byte_m328p>
    1aa2:	92 bd       	out	0x22, r25	; 34
    1aa4:	81 bd       	out	0x21, r24	; 33
    1aa6:	f8 9a       	sbi	0x1f, 0	; 31
    1aa8:	99 27       	eor	r25, r25
    1aaa:	80 b5       	in	r24, 0x20	; 32
    1aac:	08 95       	ret

00001aae <__eerd_word_m328p>:
    1aae:	a8 e1       	ldi	r26, 0x18	; 24
    1ab0:	b0 e0       	ldi	r27, 0x00	; 0
    1ab2:	42 e0       	ldi	r20, 0x02	; 2
    1ab4:	50 e0       	ldi	r21, 0x00	; 0
    1ab6:	0c 94 41 0d 	jmp	0x1a82	; 0x1a82 <__eerd_blraw_m328p>

00001aba <__eeupd_block_m328p>:
    1aba:	dc 01       	movw	r26, r24
    1abc:	a4 0f       	add	r26, r20
    1abe:	b5 1f       	adc	r27, r21
    1ac0:	41 50       	subi	r20, 0x01	; 1
    1ac2:	50 40       	sbci	r21, 0x00	; 0
    1ac4:	48 f0       	brcs	.+18     	; 0x1ad8 <__eeupd_block_m328p+0x1e>
    1ac6:	cb 01       	movw	r24, r22
    1ac8:	84 0f       	add	r24, r20
    1aca:	95 1f       	adc	r25, r21
    1acc:	2e 91       	ld	r18, -X
    1ace:	0e 94 6e 0d 	call	0x1adc	; 0x1adc <__eeupd_r18_m328p>
    1ad2:	41 50       	subi	r20, 0x01	; 1
    1ad4:	50 40       	sbci	r21, 0x00	; 0
    1ad6:	d0 f7       	brcc	.-12     	; 0x1acc <__eeupd_block_m328p+0x12>
    1ad8:	08 95       	ret

00001ada <__eeupd_byte_m328p>:
    1ada:	26 2f       	mov	r18, r22

00001adc <__eeupd_r18_m328p>:
    1adc:	f9 99       	sbic	0x1f, 1	; 31
    1ade:	fe cf       	rjmp	.-4      	; 0x1adc <__eeupd_r18_m328p>
    1ae0:	92 bd       	out	0x22, r25	; 34
    1ae2:	81 bd       	out	0x21, r24	; 33
    1ae4:	f8 9a       	sbi	0x1f, 0	; 31
    1ae6:	01 97       	sbiw	r24, 0x01	; 1
    1ae8:	00 b4       	in	r0, 0x20	; 32
    1aea:	02 16       	cp	r0, r18
    1aec:	39 f0       	breq	.+14     	; 0x1afc <__eeupd_r18_m328p+0x20>
    1aee:	1f ba       	out	0x1f, r1	; 31
    1af0:	20 bd       	out	0x20, r18	; 32
    1af2:	0f b6       	in	r0, 0x3f	; 63
    1af4:	f8 94       	cli
    1af6:	fa 9a       	sbi	0x1f, 2	; 31
    1af8:	f9 9a       	sbi	0x1f, 1	; 31
    1afa:	0f be       	out	0x3f, r0	; 63
    1afc:	08 95       	ret

00001afe <__eeupd_word_m328p>:
    1afe:	01 96       	adiw	r24, 0x01	; 1
    1b00:	27 2f       	mov	r18, r23
    1b02:	0e 94 6e 0d 	call	0x1adc	; 0x1adc <__eeupd_r18_m328p>
    1b06:	0c 94 6d 0d 	jmp	0x1ada	; 0x1ada <__eeupd_byte_m328p>

00001b0a <strnlen_P>:
    1b0a:	fc 01       	movw	r30, r24
    1b0c:	05 90       	lpm	r0, Z+
    1b0e:	61 50       	subi	r22, 0x01	; 1
    1b10:	70 40       	sbci	r23, 0x00	; 0
    1b12:	01 10       	cpse	r0, r1
    1b14:	d8 f7       	brcc	.-10     	; 0x1b0c <strnlen_P+0x2>
    1b16:	80 95       	com	r24
    1b18:	90 95       	com	r25
    1b1a:	8e 0f       	add	r24, r30
    1b1c:	9f 1f       	adc	r25, r31
    1b1e:	08 95       	ret

00001b20 <strnlen>:
    1b20:	fc 01       	movw	r30, r24
    1b22:	61 50       	subi	r22, 0x01	; 1
    1b24:	70 40       	sbci	r23, 0x00	; 0
    1b26:	01 90       	ld	r0, Z+
    1b28:	01 10       	cpse	r0, r1
    1b2a:	d8 f7       	brcc	.-10     	; 0x1b22 <strnlen+0x2>
    1b2c:	80 95       	com	r24
    1b2e:	90 95       	com	r25
    1b30:	8e 0f       	add	r24, r30
    1b32:	9f 1f       	adc	r25, r31
    1b34:	08 95       	ret

00001b36 <fputc>:
    1b36:	0f 93       	push	r16
    1b38:	1f 93       	push	r17
    1b3a:	cf 93       	push	r28
    1b3c:	df 93       	push	r29
    1b3e:	8c 01       	movw	r16, r24
    1b40:	eb 01       	movw	r28, r22
    1b42:	8b 81       	ldd	r24, Y+3	; 0x03
    1b44:	81 fd       	sbrc	r24, 1
    1b46:	03 c0       	rjmp	.+6      	; 0x1b4e <fputc+0x18>
    1b48:	0f ef       	ldi	r16, 0xFF	; 255
    1b4a:	1f ef       	ldi	r17, 0xFF	; 255
    1b4c:	1a c0       	rjmp	.+52     	; 0x1b82 <fputc+0x4c>
    1b4e:	82 ff       	sbrs	r24, 2
    1b50:	0d c0       	rjmp	.+26     	; 0x1b6c <fputc+0x36>
    1b52:	2e 81       	ldd	r18, Y+6	; 0x06
    1b54:	3f 81       	ldd	r19, Y+7	; 0x07
    1b56:	8c 81       	ldd	r24, Y+4	; 0x04
    1b58:	9d 81       	ldd	r25, Y+5	; 0x05
    1b5a:	28 17       	cp	r18, r24
    1b5c:	39 07       	cpc	r19, r25
    1b5e:	64 f4       	brge	.+24     	; 0x1b78 <fputc+0x42>
    1b60:	e8 81       	ld	r30, Y
    1b62:	f9 81       	ldd	r31, Y+1	; 0x01
    1b64:	01 93       	st	Z+, r16
    1b66:	f9 83       	std	Y+1, r31	; 0x01
    1b68:	e8 83       	st	Y, r30
    1b6a:	06 c0       	rjmp	.+12     	; 0x1b78 <fputc+0x42>
    1b6c:	e8 85       	ldd	r30, Y+8	; 0x08
    1b6e:	f9 85       	ldd	r31, Y+9	; 0x09
    1b70:	80 2f       	mov	r24, r16
    1b72:	09 95       	icall
    1b74:	89 2b       	or	r24, r25
    1b76:	41 f7       	brne	.-48     	; 0x1b48 <fputc+0x12>
    1b78:	8e 81       	ldd	r24, Y+6	; 0x06
    1b7a:	9f 81       	ldd	r25, Y+7	; 0x07
    1b7c:	01 96       	adiw	r24, 0x01	; 1
    1b7e:	9f 83       	std	Y+7, r25	; 0x07
    1b80:	8e 83       	std	Y+6, r24	; 0x06
    1b82:	c8 01       	movw	r24, r16
    1b84:	df 91       	pop	r29
    1b86:	cf 91       	pop	r28
    1b88:	1f 91       	pop	r17
    1b8a:	0f 91       	pop	r16
    1b8c:	08 95       	ret

00001b8e <__ultoa_invert>:
    1b8e:	fa 01       	movw	r30, r20
    1b90:	aa 27       	eor	r26, r26
    1b92:	28 30       	cpi	r18, 0x08	; 8
    1b94:	51 f1       	breq	.+84     	; 0x1bea <__ultoa_invert+0x5c>
    1b96:	20 31       	cpi	r18, 0x10	; 16
    1b98:	81 f1       	breq	.+96     	; 0x1bfa <__ultoa_invert+0x6c>
    1b9a:	e8 94       	clt
    1b9c:	6f 93       	push	r22
    1b9e:	6e 7f       	andi	r22, 0xFE	; 254
    1ba0:	6e 5f       	subi	r22, 0xFE	; 254
    1ba2:	7f 4f       	sbci	r23, 0xFF	; 255
    1ba4:	8f 4f       	sbci	r24, 0xFF	; 255
    1ba6:	9f 4f       	sbci	r25, 0xFF	; 255
    1ba8:	af 4f       	sbci	r26, 0xFF	; 255
    1baa:	b1 e0       	ldi	r27, 0x01	; 1
    1bac:	3e d0       	rcall	.+124    	; 0x1c2a <__ultoa_invert+0x9c>
    1bae:	b4 e0       	ldi	r27, 0x04	; 4
    1bb0:	3c d0       	rcall	.+120    	; 0x1c2a <__ultoa_invert+0x9c>
    1bb2:	67 0f       	add	r22, r23
    1bb4:	78 1f       	adc	r23, r24
    1bb6:	89 1f       	adc	r24, r25
    1bb8:	9a 1f       	adc	r25, r26
    1bba:	a1 1d       	adc	r26, r1
    1bbc:	68 0f       	add	r22, r24
    1bbe:	79 1f       	adc	r23, r25
    1bc0:	8a 1f       	adc	r24, r26
    1bc2:	91 1d       	adc	r25, r1
    1bc4:	a1 1d       	adc	r26, r1
    1bc6:	6a 0f       	add	r22, r26
    1bc8:	71 1d       	adc	r23, r1
    1bca:	81 1d       	adc	r24, r1
    1bcc:	91 1d       	adc	r25, r1
    1bce:	a1 1d       	adc	r26, r1
    1bd0:	20 d0       	rcall	.+64     	; 0x1c12 <__ultoa_invert+0x84>
    1bd2:	09 f4       	brne	.+2      	; 0x1bd6 <__ultoa_invert+0x48>
    1bd4:	68 94       	set
    1bd6:	3f 91       	pop	r19
    1bd8:	2a e0       	ldi	r18, 0x0A	; 10
    1bda:	26 9f       	mul	r18, r22
    1bdc:	11 24       	eor	r1, r1
    1bde:	30 19       	sub	r19, r0
    1be0:	30 5d       	subi	r19, 0xD0	; 208
    1be2:	31 93       	st	Z+, r19
    1be4:	de f6       	brtc	.-74     	; 0x1b9c <__ultoa_invert+0xe>
    1be6:	cf 01       	movw	r24, r30
    1be8:	08 95       	ret
    1bea:	46 2f       	mov	r20, r22
    1bec:	47 70       	andi	r20, 0x07	; 7
    1bee:	40 5d       	subi	r20, 0xD0	; 208
    1bf0:	41 93       	st	Z+, r20
    1bf2:	b3 e0       	ldi	r27, 0x03	; 3
    1bf4:	0f d0       	rcall	.+30     	; 0x1c14 <__ultoa_invert+0x86>
    1bf6:	c9 f7       	brne	.-14     	; 0x1bea <__ultoa_invert+0x5c>
    1bf8:	f6 cf       	rjmp	.-20     	; 0x1be6 <__ultoa_invert+0x58>
    1bfa:	46 2f       	mov	r20, r22
    1bfc:	4f 70       	andi	r20, 0x0F	; 15
    1bfe:	40 5d       	subi	r20, 0xD0	; 208
    1c00:	4a 33       	cpi	r20, 0x3A	; 58
    1c02:	18 f0       	brcs	.+6      	; 0x1c0a <__ultoa_invert+0x7c>
    1c04:	49 5d       	subi	r20, 0xD9	; 217
    1c06:	31 fd       	sbrc	r19, 1
    1c08:	40 52       	subi	r20, 0x20	; 32
    1c0a:	41 93       	st	Z+, r20
    1c0c:	02 d0       	rcall	.+4      	; 0x1c12 <__ultoa_invert+0x84>
    1c0e:	a9 f7       	brne	.-22     	; 0x1bfa <__ultoa_invert+0x6c>
    1c10:	ea cf       	rjmp	.-44     	; 0x1be6 <__ultoa_invert+0x58>
    1c12:	b4 e0       	ldi	r27, 0x04	; 4
    1c14:	a6 95       	lsr	r26
    1c16:	97 95       	ror	r25
    1c18:	87 95       	ror	r24
    1c1a:	77 95       	ror	r23
    1c1c:	67 95       	ror	r22
    1c1e:	ba 95       	dec	r27
    1c20:	c9 f7       	brne	.-14     	; 0x1c14 <__ultoa_invert+0x86>
    1c22:	00 97       	sbiw	r24, 0x00	; 0
    1c24:	61 05       	cpc	r22, r1
    1c26:	71 05       	cpc	r23, r1
    1c28:	08 95       	ret
    1c2a:	9b 01       	movw	r18, r22
    1c2c:	ac 01       	movw	r20, r24
    1c2e:	0a 2e       	mov	r0, r26
    1c30:	06 94       	lsr	r0
    1c32:	57 95       	ror	r21
    1c34:	47 95       	ror	r20
    1c36:	37 95       	ror	r19
    1c38:	27 95       	ror	r18
    1c3a:	ba 95       	dec	r27
    1c3c:	c9 f7       	brne	.-14     	; 0x1c30 <__ultoa_invert+0xa2>
    1c3e:	62 0f       	add	r22, r18
    1c40:	73 1f       	adc	r23, r19
    1c42:	84 1f       	adc	r24, r20
    1c44:	95 1f       	adc	r25, r21
    1c46:	a0 1d       	adc	r26, r0
    1c48:	08 95       	ret

00001c4a <__prologue_saves__>:
    1c4a:	2f 92       	push	r2
    1c4c:	3f 92       	push	r3
    1c4e:	4f 92       	push	r4
    1c50:	5f 92       	push	r5
    1c52:	6f 92       	push	r6
    1c54:	7f 92       	push	r7
    1c56:	8f 92       	push	r8
    1c58:	9f 92       	push	r9
    1c5a:	af 92       	push	r10
    1c5c:	bf 92       	push	r11
    1c5e:	cf 92       	push	r12
    1c60:	df 92       	push	r13
    1c62:	ef 92       	push	r14
    1c64:	ff 92       	push	r15
    1c66:	0f 93       	push	r16
    1c68:	1f 93       	push	r17
    1c6a:	cf 93       	push	r28
    1c6c:	df 93       	push	r29
    1c6e:	cd b7       	in	r28, 0x3d	; 61
    1c70:	de b7       	in	r29, 0x3e	; 62
    1c72:	ca 1b       	sub	r28, r26
    1c74:	db 0b       	sbc	r29, r27
    1c76:	0f b6       	in	r0, 0x3f	; 63
    1c78:	f8 94       	cli
    1c7a:	de bf       	out	0x3e, r29	; 62
    1c7c:	0f be       	out	0x3f, r0	; 63
    1c7e:	cd bf       	out	0x3d, r28	; 61
    1c80:	09 94       	ijmp

00001c82 <__epilogue_restores__>:
    1c82:	2a 88       	ldd	r2, Y+18	; 0x12
    1c84:	39 88       	ldd	r3, Y+17	; 0x11
    1c86:	48 88       	ldd	r4, Y+16	; 0x10
    1c88:	5f 84       	ldd	r5, Y+15	; 0x0f
    1c8a:	6e 84       	ldd	r6, Y+14	; 0x0e
    1c8c:	7d 84       	ldd	r7, Y+13	; 0x0d
    1c8e:	8c 84       	ldd	r8, Y+12	; 0x0c
    1c90:	9b 84       	ldd	r9, Y+11	; 0x0b
    1c92:	aa 84       	ldd	r10, Y+10	; 0x0a
    1c94:	b9 84       	ldd	r11, Y+9	; 0x09
    1c96:	c8 84       	ldd	r12, Y+8	; 0x08
    1c98:	df 80       	ldd	r13, Y+7	; 0x07
    1c9a:	ee 80       	ldd	r14, Y+6	; 0x06
    1c9c:	fd 80       	ldd	r15, Y+5	; 0x05
    1c9e:	0c 81       	ldd	r16, Y+4	; 0x04
    1ca0:	1b 81       	ldd	r17, Y+3	; 0x03
    1ca2:	aa 81       	ldd	r26, Y+2	; 0x02
    1ca4:	b9 81       	ldd	r27, Y+1	; 0x01
    1ca6:	ce 0f       	add	r28, r30
    1ca8:	d1 1d       	adc	r29, r1
    1caa:	0f b6       	in	r0, 0x3f	; 63
    1cac:	f8 94       	cli
    1cae:	de bf       	out	0x3e, r29	; 62
    1cb0:	0f be       	out	0x3f, r0	; 63
    1cb2:	cd bf       	out	0x3d, r28	; 61
    1cb4:	ed 01       	movw	r28, r26
    1cb6:	08 95       	ret

00001cb8 <_exit>:
    1cb8:	f8 94       	cli

00001cba <__stop_program>:
    1cba:	ff cf       	rjmp	.-2      	; 0x1cba <__stop_program>
