# uart_fifo
This Verilog project implements a UART with FIFO buffer for efficient serial data communication. It handles data transmission and reception, buffers data using FIFO, and ensures reliable asynchronous communication. Designed and simulated in Vivado for FPGA implementation.
