{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 10 16:13:00 2022 " "Info: Processing started: Sat Sep 10 16:13:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off L0704 -c L0704 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off L0704 -c L0704 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "D_laych:inst\|inst4~1 " "Warning: Node \"D_laych:inst\|inst4~1\" is a latch" {  } { { "D_laych.bdf" "" { Schematic "C:/Works/Digital Logic/L07_LatchFF/L0704/D_laych.bdf" { { 136 1016 1080 184 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SR_latch:inst1\|inst~1 " "Warning: Node \"SR_latch:inst1\|inst~1\" is a latch" {  } { { "SR_latch.bdf" "" { Schematic "C:/Works/Digital Logic/L07_LatchFF/L0704/SR_latch.bdf" { { 152 480 544 200 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SR_latch:inst1\|inst~1 " "Info: Detected ripple clock \"SR_latch:inst1\|inst~1\" as buffer" {  } { { "SR_latch.bdf" "" { Schematic "C:/Works/Digital Logic/L07_LatchFF/L0704/SR_latch.bdf" { { 152 480 544 200 "inst" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR_latch:inst1\|inst~1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW0 LEDG0 8.856 ns Longest " "Info: Longest tpd from source pin \"SW0\" to destination pin \"LEDG0\" is 8.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns SW0 1 PIN PIN_B6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 2; PIN Node = 'SW0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW0 } "NODE_NAME" } } { "L0704.bdf" "" { Schematic "C:/Works/Digital Logic/L07_LatchFF/L0704/L0704.bdf" { { 88 216 384 104 "SW0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.206 ns) + CELL(0.346 ns) 5.409 ns D_laych:inst\|inst6 2 COMB LCCOMB_X27_Y21_N18 1 " "Info: 2: + IC(4.206 ns) + CELL(0.346 ns) = 5.409 ns; Loc. = LCCOMB_X27_Y21_N18; Fanout = 1; COMB Node = 'D_laych:inst\|inst6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.552 ns" { SW0 D_laych:inst|inst6 } "NODE_NAME" } } { "D_laych.bdf" "" { Schematic "C:/Works/Digital Logic/L07_LatchFF/L0704/D_laych.bdf" { { 224 1016 1080 272 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(1.982 ns) 8.856 ns LEDG0 3 PIN PIN_D3 0 " "Info: 3: + IC(1.465 ns) + CELL(1.982 ns) = 8.856 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'LEDG0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.447 ns" { D_laych:inst|inst6 LEDG0 } "NODE_NAME" } } { "L0704.bdf" "" { Schematic "C:/Works/Digital Logic/L07_LatchFF/L0704/L0704.bdf" { { 104 648 824 120 "LEDG0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.185 ns ( 35.96 % ) " "Info: Total cell delay = 3.185 ns ( 35.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.671 ns ( 64.04 % ) " "Info: Total interconnect delay = 5.671 ns ( 64.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.856 ns" { SW0 D_laych:inst|inst6 LEDG0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.856 ns" { SW0 {} SW0~combout {} D_laych:inst|inst6 {} LEDG0 {} } { 0.000ns 0.000ns 4.206ns 1.465ns } { 0.000ns 0.857ns 0.346ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 10 16:13:00 2022 " "Info: Processing ended: Sat Sep 10 16:13:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
