Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 55fbcb833fab42aea5d71afd7d8d1644 --debug typical --relax --mt 2 -L xbip_utils_v3_0_5 -L axi_utils_v2_0_1 -L fir_compiler_v7_2_5 -L work -L secureip --snapshot ddc_frontend_lowpass_filter_testbench_behav work.ddc_frontend_lowpass_filter_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [D:/Dropbox/22_H2015/Red Pitaya/RedPitaya/fpga/project/redpitaya.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1951]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [D:/Dropbox/22_H2015/Red Pitaya/RedPitaya/fpga/project/redpitaya.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1952]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [D:/Dropbox/22_H2015/Red Pitaya/RedPitaya/fpga/project/redpitaya.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1944]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [D:/Dropbox/22_H2015/Red Pitaya/RedPitaya/fpga/project/redpitaya.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:1945]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package xbip_utils_v3_0_5.xbip_utils_v3_0_5_pkg
Compiling package fir_compiler_v7_2_5.fir_compiler_v7_2_5_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_5.globals_pkg
Compiling package fir_compiler_v7_2_5.components
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity work.boxcar_4_pts_filter [\boxcar_4_pts_filter(16)\]
Compiling architecture behavioral of entity work.boxcar_2_pts_filter [\boxcar_2_pts_filter(18)\]
Compiling architecture behavioral of entity work.boxcar_2_pts_filter [\boxcar_2_pts_filter(19)\]
Compiling architecture behavioral of entity work.programmable_delay_line [\programmable_delay_line(32,18)\]
Compiling architecture behavioral of entity work.adjustable_boxcar_filter_v2 [\adjustable_boxcar_filter_v2(5,1...]
Compiling architecture behavioral of entity work.boxcar_2_pts_filter [\boxcar_2_pts_filter(16)\]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(0,"zynq",0,1,1,0,0,false,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(1,"zynq",0,1,1,0,0,false,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(0,"zynq",0,25,1,0,0,false...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("zynq",(2,1,true,0,16,2,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("zynq",(2,1,true,0,16,2,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.filt_mem [\filt_mem("zynq",((coef,0,(2,1,t...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("zynq",(2,1,true,0,16,2,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("zynq",(2,1,true,0,16,2,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.filt_mem [\filt_mem("zynq",((coef,2,(2,1,t...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("zynq",(2,1,true,0,16,2,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("zynq",(2,1,true,0,16,2,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.filt_mem [\filt_mem("zynq",((coef,4,(2,1,t...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("zynq",(2,1,true,0,16,2,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("zynq",(2,1,true,0,16,2,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.filt_mem [\filt_mem("zynq",((coef,6,(2,1,t...]
Compiling architecture synth of entity fir_compiler_v7_2_5.sp_mem [\sp_mem("zynq",(0,1,false,0,1,1,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(0,"zynq",0,16,1,0,0,false...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(0,"zynq",0,2,1,0,0,false,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(0,"zynq",0,32,0,0,0,false...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,0,1,1,"NO_RESET","DIR...]
Compiling architecture synth of entity fir_compiler_v7_2_5.calc [\calc("zynq",(0,0,0,0,0,0,0,0,0,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.addsub_mult_accum [\addsub_mult_accum("zynq",0,0,32...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,0,1,1,"NO_RESET","DIR...]
Compiling architecture synth of entity fir_compiler_v7_2_5.calc [\calc("zynq",(0,0,0,0,0,0,0,0,0,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.addsub_mult_accum [\addsub_mult_accum("zynq",0,0,32...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(1,"zynq",0,16,1,0,0,false...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(0,"zynq",0,4,1,0,0,false,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(2,"zynq",0,20,1,0,0,false...]
Compiling architecture synth of entity fir_compiler_v7_2_5.delay [\delay(5,"zynq",0,1,1,0,0,false,...]
Compiling architecture synth of entity fir_compiler_v7_2_5.transpose_single_rate [\transpose_single_rate("zynq","....]
Compiling architecture synth of entity fir_compiler_v7_2_5.fir_compiler_v7_2_5_viv [\fir_compiler_v7_2_5_viv("zynq",...]
Compiling architecture xilinx of entity fir_compiler_v7_2_5.fir_compiler_v7_2_5 [\fir_compiler_v7_2_5("zynq","./"...]
Compiling architecture fir_compiler_minimumphase_n_times_clk_arch of entity work.fir_compiler_minimumphase_N_times_clk [fir_compiler_minimumphase_n_time...]
Compiling architecture behavioral of entity work.N_times_clk_FIR_wrapper [n_times_clk_fir_wrapper_default]
Compiling architecture behavioral of entity work.ddc_frontend_lowpass_filter [ddc_frontend_lowpass_filter_defa...]
Compiling architecture behavior of entity work.ddc_frontend_lowpass_filter_test...
Built simulation snapshot ddc_frontend_lowpass_filter_testbench_behav
