# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../verilog/circuit/ALU.v" \
"../../../../../verilog/gates/AND_GATE.v" \
"../../../../../verilog/gates/AND_GATE_10_INPUTS.v" \
"../../../../../verilog/gates/AND_GATE_5_INPUTS.v" \
"../../../../../verilog/gates/AND_GATE_6_INPUTS.v" \
"../../../../../verilog/gates/AND_GATE_7_INPUTS.v" \
"../../../../../verilog/gates/AND_GATE_8_INPUTS.v" \
"../../../../../verilog/gates/AND_GATE_9_INPUTS.v" \
"../../../../../verilog/gates/AND_GATE_BUS.v" \
"../../../../../verilog/arithmetic/Adder.v" \
"../../../../../verilog/wiring/Bit_Extender_12_32_SIGN.v" \
"../../../../../verilog/wiring/Bit_Extender_20_32_SIGN.v" \
"../../../../../verilog/wiring/Bit_Extender_8_32.v" \
"../../../../../verilog/arithmetic/Comparator.v" \
"../../../../../verilog/io/Counter.v" \
"../../../../../verilog/io/FPGADigit.v" \
"../../../../../verilog/base/LogisimClockComponent.v" \
"../../../../../verilog/base/LogisimTickGenerator.v" \
"../../../../../verilog/plexers/Multiplexer_16.v" \
"../../../../../verilog/plexers/Multiplexer_bus_16.v" \
"../../../../../verilog/plexers/Multiplexer_bus_2.v" \
"../../../../../verilog/plexers/Multiplexer_bus_4.v" \
"../../../../../verilog/gates/NOR_GATE_BUS.v" \
"../../../../../verilog/gates/NOT_GATE.v" \
"../../../../../verilog/gates/OR_GATE.v" \
"../../../../../verilog/gates/OR_GATE_10_INPUTS.v" \
"../../../../../verilog/gates/OR_GATE_11_INPUTS.v" \
"../../../../../verilog/gates/OR_GATE_14_INPUTS.v" \
"../../../../../verilog/gates/OR_GATE_3_INPUTS.v" \
"../../../../../verilog/gates/OR_GATE_6_INPUTS.v" \
"../../../../../verilog/gates/OR_GATE_7_INPUTS.v" \
"../../../../../verilog/gates/OR_GATE_BUS.v" \
"../../../../../verilog/memory/RAM_Data_RAM.v" \
"../../../../../verilog/memory/REGISTER_FLIP_FLOP.v" \
"../../../../../verilog/memory/REGISTER_FLIP_FLOP_PC.v" \
"../../../../../verilog/memory/ROM_Order_ROM.v" \
"../../../../../verilog/arithmetic/Shifter_32_bit.v" \
"../../../../../verilog/arithmetic/Subtractor.v" \
"../../../../../verilog/gates/XOR_GATE_BUS.v" \
"../../../../../verilog/circuit/arithmetic_controller.v" \
"../../../../../verilog/io/decoder3_8.v" \
"../../../../../verilog/io/display_sel.v" \
"../../../../../verilog/io/divider.v" \
"../../../../../verilog/circuit/hardwired_controller.v" \
"../../../../mips_cpu.srcs/sources_1/new/regfile1.v" \
"../../../../../verilog/io/sevenseg_dec.v" \
"../../../../../verilog/circuit/signal_generator.v" \
"../../../../../verilog/circuit/single_cycle_riscv.v" \
"../../../../mips_cpu.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
