{"vcs1":{"timestamp_begin":1746716157.321757374, "rt":7.38, "ut":7.07, "st":0.24}}
{"vcselab":{"timestamp_begin":1746716164.786735065, "rt":0.29, "ut":0.18, "st":0.10}}
{"link":{"timestamp_begin":1746716165.134622375, "rt":0.29, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746716157.008354772}
{"VCS_COMP_START_TIME": 1746716157.008354772}
{"VCS_COMP_END_TIME": 1746716165.489351230}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 374620}}
{"vcselab": {"peak_mem": 174916}}
