vendor_name = ModelSim
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/program.mem
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/InstructionMemory.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/RegisterFile.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/MainDecoder.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/AluDecoder.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/PCLogic.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/Decoder.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/ConditionCheck.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/ConditionLogic.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/ControlUnit.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/Extend.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/plus_n.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/mux_2_to_1_32.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/mux_2_to_1_4.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/alu.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/arith_alu.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/logic_alu.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/pcRegister.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/cpu.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/mux_3_to_1_32.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/ChipSet.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/RAM.mif
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/procesador.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/procesadorArm.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/divisorClock.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/controladorVGA.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/videocontroller.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/contadorXY.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/instruction_TB.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/program_tb.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/rom_TB.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/ROMSave.mif
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/ram_TB.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/RamDataMem.qip
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/RamDataMem.v
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/RomDataMem.qip
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/RomDataMem.v
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/program_final_tb.sv
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/register_tb.sv
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/aglobal221.inc
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/quartuslite/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/db/altsyncram_frm2.tdf
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/db/decode_dla.tdf
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/db/decode_61a.tdf
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/db/mux_tfb.tdf
source_file = 1, C:/Users/INTEL/Desktop/VarasDeLaU/PrimerSem12023/proyecto1/db/altsyncram_mue1.tdf
design_name = procesadorArm
instance = comp, \r[0]~output , r[0]~output, procesadorArm, 1
instance = comp, \r[1]~output , r[1]~output, procesadorArm, 1
instance = comp, \r[2]~output , r[2]~output, procesadorArm, 1
instance = comp, \r[3]~output , r[3]~output, procesadorArm, 1
instance = comp, \r[4]~output , r[4]~output, procesadorArm, 1
instance = comp, \r[5]~output , r[5]~output, procesadorArm, 1
instance = comp, \r[6]~output , r[6]~output, procesadorArm, 1
instance = comp, \r[7]~output , r[7]~output, procesadorArm, 1
instance = comp, \g[0]~output , g[0]~output, procesadorArm, 1
instance = comp, \g[1]~output , g[1]~output, procesadorArm, 1
instance = comp, \g[2]~output , g[2]~output, procesadorArm, 1
instance = comp, \g[3]~output , g[3]~output, procesadorArm, 1
instance = comp, \g[4]~output , g[4]~output, procesadorArm, 1
instance = comp, \g[5]~output , g[5]~output, procesadorArm, 1
instance = comp, \g[6]~output , g[6]~output, procesadorArm, 1
instance = comp, \g[7]~output , g[7]~output, procesadorArm, 1
instance = comp, \b[0]~output , b[0]~output, procesadorArm, 1
instance = comp, \b[1]~output , b[1]~output, procesadorArm, 1
instance = comp, \b[2]~output , b[2]~output, procesadorArm, 1
instance = comp, \b[3]~output , b[3]~output, procesadorArm, 1
instance = comp, \b[4]~output , b[4]~output, procesadorArm, 1
instance = comp, \b[5]~output , b[5]~output, procesadorArm, 1
instance = comp, \b[6]~output , b[6]~output, procesadorArm, 1
instance = comp, \b[7]~output , b[7]~output, procesadorArm, 1
instance = comp, \clk_25~output , clk_25~output, procesadorArm, 1
instance = comp, \H_SYNC~output , H_SYNC~output, procesadorArm, 1
instance = comp, \V_SYNC~output , V_SYNC~output, procesadorArm, 1
instance = comp, \SYNC_B~output , SYNC_B~output, procesadorArm, 1
instance = comp, \SYNC_BLANK~output , SYNC_BLANK~output, procesadorArm, 1
instance = comp, \clk~input , clk~input, procesadorArm, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, procesadorArm, 1
instance = comp, \DV|cnt[15]~DUPLICATE , DV|cnt[15]~DUPLICATE, procesadorArm, 1
instance = comp, \DV|cnt[15]~0 , DV|cnt[15]~0, procesadorArm, 1
instance = comp, \DV|cnt[15]~feeder , DV|cnt[15]~feeder, procesadorArm, 1
instance = comp, \DV|cnt[15] , DV|cnt[15], procesadorArm, 1
instance = comp, \DV|clock_25 , DV|clock_25, procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add0~21 , CNTVGA|CXY|Add0~21, procesadorArm, 1
instance = comp, \CNTVGA|CXY|y[6]~feeder , CNTVGA|CXY|y[6]~feeder, procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add1~21 , CNTVGA|CXY|Add1~21, procesadorArm, 1
instance = comp, \CNTVGA|CXY|x[0] , CNTVGA|CXY|x[0], procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add1~25 , CNTVGA|CXY|Add1~25, procesadorArm, 1
instance = comp, \CNTVGA|CXY|x[1] , CNTVGA|CXY|x[1], procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add1~17 , CNTVGA|CXY|Add1~17, procesadorArm, 1
instance = comp, \CNTVGA|CXY|x[2] , CNTVGA|CXY|x[2], procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add1~13 , CNTVGA|CXY|Add1~13, procesadorArm, 1
instance = comp, \CNTVGA|CXY|x[3] , CNTVGA|CXY|x[3], procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add1~9 , CNTVGA|CXY|Add1~9, procesadorArm, 1
instance = comp, \CNTVGA|CXY|x[4] , CNTVGA|CXY|x[4], procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add1~5 , CNTVGA|CXY|Add1~5, procesadorArm, 1
instance = comp, \CNTVGA|CXY|x[5] , CNTVGA|CXY|x[5], procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add1~1 , CNTVGA|CXY|Add1~1, procesadorArm, 1
instance = comp, \CNTVGA|CXY|x[6] , CNTVGA|CXY|x[6], procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add1~37 , CNTVGA|CXY|Add1~37, procesadorArm, 1
instance = comp, \CNTVGA|CXY|x[7]~DUPLICATE , CNTVGA|CXY|x[7]~DUPLICATE, procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add1~33 , CNTVGA|CXY|Add1~33, procesadorArm, 1
instance = comp, \CNTVGA|CXY|x[8]~DUPLICATE , CNTVGA|CXY|x[8]~DUPLICATE, procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add1~29 , CNTVGA|CXY|Add1~29, procesadorArm, 1
instance = comp, \CNTVGA|CXY|x[9] , CNTVGA|CXY|x[9], procesadorArm, 1
instance = comp, \CNTVGA|CXY|Equal0~1 , CNTVGA|CXY|Equal0~1, procesadorArm, 1
instance = comp, \CNTVGA|CXY|Equal0~0 , CNTVGA|CXY|Equal0~0, procesadorArm, 1
instance = comp, \CNTVGA|CXY|y[6]~DUPLICATE , CNTVGA|CXY|y[6]~DUPLICATE, procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add0~9 , CNTVGA|CXY|Add0~9, procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add0~13 , CNTVGA|CXY|Add0~13, procesadorArm, 1
instance = comp, \CNTVGA|CXY|y[8] , CNTVGA|CXY|y[8], procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add0~17 , CNTVGA|CXY|Add0~17, procesadorArm, 1
instance = comp, \CNTVGA|CXY|y[7] , CNTVGA|CXY|y[7], procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add0~1 , CNTVGA|CXY|Add0~1, procesadorArm, 1
instance = comp, \CNTVGA|CXY|y[9] , CNTVGA|CXY|y[9], procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add0~5 , CNTVGA|CXY|Add0~5, procesadorArm, 1
instance = comp, \CNTVGA|CXY|Equal1~0 , CNTVGA|CXY|Equal1~0, procesadorArm, 1
instance = comp, \CNTVGA|CXY|Equal1~1 , CNTVGA|CXY|Equal1~1, procesadorArm, 1
instance = comp, \CNTVGA|CXY|y[0]~DUPLICATE , CNTVGA|CXY|y[0]~DUPLICATE, procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add0~25 , CNTVGA|CXY|Add0~25, procesadorArm, 1
instance = comp, \CNTVGA|CXY|y[1] , CNTVGA|CXY|y[1], procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add0~29 , CNTVGA|CXY|Add0~29, procesadorArm, 1
instance = comp, \CNTVGA|CXY|y[2] , CNTVGA|CXY|y[2], procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add0~33 , CNTVGA|CXY|Add0~33, procesadorArm, 1
instance = comp, \CNTVGA|CXY|y[3] , CNTVGA|CXY|y[3], procesadorArm, 1
instance = comp, \CNTVGA|CXY|Add0~37 , CNTVGA|CXY|Add0~37, procesadorArm, 1
instance = comp, \CNTVGA|CXY|y[4] , CNTVGA|CXY|y[4], procesadorArm, 1
instance = comp, \CNTVGA|CXY|y[5] , CNTVGA|CXY|y[5], procesadorArm, 1
instance = comp, \CNTVGA|CXY|x[8] , CNTVGA|CXY|x[8], procesadorArm, 1
instance = comp, \CNTVGA|CXY|y[0] , CNTVGA|CXY|y[0], procesadorArm, 1
instance = comp, \VC|Add0~13 , VC|Add0~13, procesadorArm, 1
instance = comp, \VC|Add0~17 , VC|Add0~17, procesadorArm, 1
instance = comp, \VC|Add0~21 , VC|Add0~21, procesadorArm, 1
instance = comp, \VC|Add0~25 , VC|Add0~25, procesadorArm, 1
instance = comp, \VC|Add0~29 , VC|Add0~29, procesadorArm, 1
instance = comp, \VC|Add0~5 , VC|Add0~5, procesadorArm, 1
instance = comp, \VC|Add0~9 , VC|Add0~9, procesadorArm, 1
instance = comp, \VC|Add0~1 , VC|Add0~1, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0 , PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1033w[3]~0, procesadorArm, 1
instance = comp, \rst~input , rst~input, procesadorArm, 1
instance = comp, \rst~inputCLKENA0 , rst~inputCLKENA0, procesadorArm, 1
instance = comp, \~GND , ~GND, procesadorArm, 1
instance = comp, \CNTVGA|CXY|x[5]~DUPLICATE , CNTVGA|CXY|x[5]~DUPLICATE, procesadorArm, 1
instance = comp, \CNTVGA|CXY|x[7] , CNTVGA|CXY|x[7], procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a56 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a56, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|address_reg_b[0] , PR|DRAM|altsyncram_component|auto_generated|address_reg_b[0], procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3]~0 , PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3]~0, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a32 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a32, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0 , PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a40 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a40, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0 , PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode1022w[3]~0, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a48 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a48, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|address_reg_b[1] , PR|DRAM|altsyncram_component|auto_generated|address_reg_b[1], procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~0, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3]~0 , PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode989w[3]~0, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a24 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a24, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3]~0 , PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode967w[3]~0, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a8 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a8, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0 , PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode978w[3]~0, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a16 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a16, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3] , PR|DRAM|altsyncram_component|auto_generated|rden_decode_b|w_anode949w[3], procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a0 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a0, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~1 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~1, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|address_reg_b[2] , PR|DRAM|altsyncram_component|auto_generated|address_reg_b[2], procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~2 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w0_n0_mux_dataout~2, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a41 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a41, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a57 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a57, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a33 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a33, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a49 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a49, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~0, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a25 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a25, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a1 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a1, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a17 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a17, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a9 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a9, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~1 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~1, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~2 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w1_n0_mux_dataout~2, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a42 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a42, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a58 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a58, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a34 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a34, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a50 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a50, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~0, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a26 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a26, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a2 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a2, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a10 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a10, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a18 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a18, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~1 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~1, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~2 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w2_n0_mux_dataout~2, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a19 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a19, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a3 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a3, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a11 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a11, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a27 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a27, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~1 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~1, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a51 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a51, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a35 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a35, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a43 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a43, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a59 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a59, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~0, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~2 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w3_n0_mux_dataout~2, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a52 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a52, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a36 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a36, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a60 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a60, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a44 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a44, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~0, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a4 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a4, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a20 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a20, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a12 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a12, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a28 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a28, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~1 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~1, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~2 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w4_n0_mux_dataout~2, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a29 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a29, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a21 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a21, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a5 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a5, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a13 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a13, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~1 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~1, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a37 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a37, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a53 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a53, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a45 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a45, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a61 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a61, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~0, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~2 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w5_n0_mux_dataout~2, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a30 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a30, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a22 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a22, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a6 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a6, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a14 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a14, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~1 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~1, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a46 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a46, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a54 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a54, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a38 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a38, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a62 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a62, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~0, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~2 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w6_n0_mux_dataout~2, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a15 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a15, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a31 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a31, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a7 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a7, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a23 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a23, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~1 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~1, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a63 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a63, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a55 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a55, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a39 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a39, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|ram_block1a47 , PR|DRAM|altsyncram_component|auto_generated|ram_block1a47, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~0, procesadorArm, 1
instance = comp, \PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~2 , PR|DRAM|altsyncram_component|auto_generated|mux5|l3_w7_n0_mux_dataout~2, procesadorArm, 1
instance = comp, \CNTVGA|H_SYNC~0 , CNTVGA|H_SYNC~0, procesadorArm, 1
instance = comp, \CNTVGA|H_SYNC~1 , CNTVGA|H_SYNC~1, procesadorArm, 1
instance = comp, \CNTVGA|H_SYNC~2 , CNTVGA|H_SYNC~2, procesadorArm, 1
instance = comp, \CNTVGA|V_SYNC~0 , CNTVGA|V_SYNC~0, procesadorArm, 1
instance = comp, \CNTVGA|CXY|y[5]~DUPLICATE , CNTVGA|CXY|y[5]~DUPLICATE, procesadorArm, 1
instance = comp, \CNTVGA|CXY|y[6] , CNTVGA|CXY|y[6], procesadorArm, 1
instance = comp, \CNTVGA|LessThan5~0 , CNTVGA|LessThan5~0, procesadorArm, 1
instance = comp, \CNTVGA|V_SYNC~1 , CNTVGA|V_SYNC~1, procesadorArm, 1
instance = comp, \CNTVGA|SYNC_B , CNTVGA|SYNC_B, procesadorArm, 1
instance = comp, \CNTVGA|SYNC_BLANK~0 , CNTVGA|SYNC_BLANK~0, procesadorArm, 1
