
---------- Begin Simulation Statistics ----------
final_tick                                61103259500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 157413                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685296                       # Number of bytes of host memory used
host_op_rate                                   159151                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   635.27                       # Real time elapsed on the host
host_tick_rate                               96184421                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101104184                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061103                       # Number of seconds simulated
sim_ticks                                 61103259500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.207051                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4083722                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4849620                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352207                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5095794                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102964                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676346                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573382                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6502956                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312271                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37720                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101104184                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.222065                       # CPI: cycles per instruction
system.cpu.discardedOps                        976627                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48884978                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40578168                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6265466                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6152571                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.818287                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        122206519                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55117179     54.52%     54.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483616      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38166963     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379666      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101104184                       # Class of committed instruction
system.cpu.tickCycles                       116053948                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   133                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        36657                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         74786                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          902                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          425                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        68597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        38391                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       138698                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          38816                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  61103259500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11253                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26477                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9620                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27436                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27436                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11253                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       113475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 113475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4170624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4170624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38689                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38689    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38689                       # Request fanout histogram
system.membus.respLayer1.occupancy          207160250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           190754500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  61103259500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             16592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        80784                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3271                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           53949                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            53523                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           53523                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3779                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12813                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       197984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                208813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       451200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7721152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8172352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           69421                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1694528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           139536                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.287790                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.459413                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  99804     71.53%     71.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39307     28.17%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    425      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             139536                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          126927000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          99508491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5668999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  61103259500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 1846                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                29571                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31417                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1846                       # number of overall hits
system.l2.overall_hits::.cpu.data               29571                       # number of overall hits
system.l2.overall_hits::total                   31417                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1933                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              36765                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38698                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1933                       # number of overall misses
system.l2.overall_misses::.cpu.data             36765                       # number of overall misses
system.l2.overall_misses::total                 38698                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    152716000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2963939500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3116655500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    152716000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2963939500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3116655500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3779                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            66336                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                70115                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3779                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           66336                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               70115                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.511511                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.554224                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.551922                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.511511                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.554224                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.551922                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79004.655975                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80618.509452                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80537.896015                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79004.655975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80618.509452                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80537.896015                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26477                       # number of writebacks
system.l2.writebacks::total                     26477                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         36757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38689                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        36757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38689                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    133332000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2595680500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2729012500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    133332000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2595680500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2729012500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.511246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.554103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.551793                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.511246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.554103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.551793                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69012.422360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70617.310988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70537.168187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69012.422360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70617.310988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70537.168187                       # average overall mshr miss latency
system.l2.replacements                          69421                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        54307                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            54307                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        54307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        54307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3180                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3180                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3180                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3180                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5492                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5492                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             26087                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26087                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           27436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27436                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2185377000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2185377000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         53523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             53523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.512602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.512602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79653.630267                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79653.630267                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        27436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1911017000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1911017000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.512602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.512602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69653.630267                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69653.630267                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1846                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1846                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1933                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1933                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    152716000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    152716000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.511511                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.511511                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79004.655975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79004.655975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1932                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1932                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    133332000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133332000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.511246                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.511246                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69012.422360                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69012.422360                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3484                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3484                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9329                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9329                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    778562500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    778562500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.728089                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.728089                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83456.158216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83456.158216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    684663500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    684663500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.727464                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.727464                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73453.867611                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73453.867611                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  61103259500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.122661                       # Cycle average of tags in use
system.l2.tags.total_refs                      132295                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     70445                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.877990                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     499.070255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        19.562841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       504.489566                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.487373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.019104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.492666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999143                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          901                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1172813                       # Number of tag accesses
system.l2.tags.data_accesses                  1172813                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  61103259500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         123648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2352448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2476096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       123648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        123648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1694528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1694528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           36757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26477                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26477                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2023591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          38499550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              40523141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2023591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2023591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       27732203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27732203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       27732203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2023591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         38499550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68255344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     35671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006188867750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1504                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1504                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              116423                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24955                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38689                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26477                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38689                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26477                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1086                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    18                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              693                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    442007750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  188015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1147064000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11754.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30504.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    22121                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21932                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38689                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26477                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   36112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19980                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    205.110711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.785671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.104635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7528     37.68%     37.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8087     40.48%     78.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1734      8.68%     86.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          740      3.70%     90.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          534      2.67%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          352      1.76%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          222      1.11%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          178      0.89%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          605      3.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19980                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.990027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.472596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     74.171704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1501     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.13%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1504                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.573138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.547146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.941381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              371     24.67%     24.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.33%     25.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1028     68.35%     93.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               96      6.38%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.20%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1504                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2406592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   69504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1691520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2476096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1694528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        39.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     40.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   61102851500                       # Total gap between requests
system.mem_ctrls.avgGap                     937649.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       123648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2282944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1691520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2023590.901889611967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 37362065.766720674932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 27682974.915601678193                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        36757                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26477                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     54102750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1092961250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1423875896750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28003.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29734.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  53777841.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             72114000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             38329500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           143613960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           84772800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4823080080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11745800760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13572451200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        30480162300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        498.830382                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  35177603750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2040220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23885435750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             70543200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             37494600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           124871460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           53191800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4823080080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10584727290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14550197280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30244105710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        494.967142                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  37725802500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2040220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21337237000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     61103259500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  61103259500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17314755                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17314755                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17314755                       # number of overall hits
system.cpu.icache.overall_hits::total        17314755                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3779                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3779                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3779                       # number of overall misses
system.cpu.icache.overall_misses::total          3779                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    181910500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    181910500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    181910500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    181910500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17318534                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17318534                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17318534                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17318534                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000218                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000218                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000218                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000218                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48137.205610                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48137.205610                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48137.205610                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48137.205610                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3271                       # number of writebacks
system.cpu.icache.writebacks::total              3271                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3779                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3779                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3779                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3779                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    178131500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    178131500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    178131500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    178131500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000218                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000218                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000218                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000218                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47137.205610                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47137.205610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47137.205610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47137.205610                       # average overall mshr miss latency
system.cpu.icache.replacements                   3271                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17314755                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17314755                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3779                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3779                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    181910500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    181910500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17318534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17318534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000218                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000218                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48137.205610                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48137.205610                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3779                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3779                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    178131500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    178131500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47137.205610                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47137.205610                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  61103259500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.517831                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17318534                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3779                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4582.835142                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.517831                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991246                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991246                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34640847                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34640847                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  61103259500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  61103259500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  61103259500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43845537                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43845537                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43854113                       # number of overall hits
system.cpu.dcache.overall_hits::total        43854113                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        87543                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          87543                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        87699                       # number of overall misses
system.cpu.dcache.overall_misses::total         87699                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4633920500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4633920500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4633920500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4633920500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43933080                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43933080                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43941812                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43941812                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001993                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001993                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001996                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001996                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52933.078601                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52933.078601                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52838.920626                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52838.920626                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        54307                       # number of writebacks
system.cpu.dcache.writebacks::total             54307                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21350                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21350                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21350                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21350                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        66193                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        66193                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        66335                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        66335                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3363404500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3363404500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3374314000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3374314000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001507                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001507                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001510                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001510                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50812.087381                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50812.087381                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50867.777192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50867.777192                       # average overall mshr miss latency
system.cpu.dcache.replacements                  65312                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37598798                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37598798                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12805                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12805                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    844940000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    844940000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37611603                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37611603                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000340                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000340                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65985.162046                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65985.162046                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          135                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    823748500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    823748500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65015.666930                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65015.666930                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6246739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6246739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        74738                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        74738                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3788980500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3788980500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6321477                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6321477                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011823                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011823                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50696.840964                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50696.840964                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        21215                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        21215                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        53523                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        53523                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2539656000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2539656000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47449.806625                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47449.806625                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8576                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8576                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          156                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          156                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8732                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8732                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.017865                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.017865                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          142                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          142                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10909500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10909500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016262                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016262                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76827.464789                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76827.464789                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  61103259500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.968029                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43920780                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66336                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            662.095695                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.968029                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          576                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          301                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87950624                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87950624                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  61103259500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  61103259500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
