Analysis & Elaboration report for ece385_lab4_demo_adder
Fri Feb 15 20:37:47 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Fri Feb 15 20:37:47 2019           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; ece385_lab4_demo_adder                      ;
; Top-level Entity Name              ; lab4_adders_toplevel                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                  ;
+------------------------------------------------------------------+----------------------+------------------------+
; Option                                                           ; Setting              ; Default Value          ;
+------------------------------------------------------------------+----------------------+------------------------+
; Device                                                           ; EP4CE115F29C7        ;                        ;
; Top-level entity name                                            ; lab4_adders_toplevel ; ece385_lab4_demo_adder ;
; Family name                                                      ; Cyclone IV E         ; Cyclone V              ;
; Verilog Show LMF Mapping Messages                                ; Off                  ;                        ;
; Verilog Version                                                  ; SystemVerilog_2005   ; Verilog_2001           ;
; Use smart compilation                                            ; Off                  ; Off                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                     ;
; Enable compact report table                                      ; Off                  ; Off                    ;
; Restructure Multiplexers                                         ; Auto                 ; Auto                   ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                    ;
; Preserve fewer node names                                        ; On                   ; On                     ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable                 ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993              ;
; State Machine Processing                                         ; Auto                 ; Auto                   ;
; Safe State Machine                                               ; Off                  ; Off                    ;
; Extract Verilog State Machines                                   ; On                   ; On                     ;
; Extract VHDL State Machines                                      ; On                   ; On                     ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                    ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000                   ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                     ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                     ;
; Parallel Synthesis                                               ; On                   ; On                     ;
; DSP Block Balancing                                              ; Auto                 ; Auto                   ;
; NOT Gate Push-Back                                               ; On                   ; On                     ;
; Power-Up Don't Care                                              ; On                   ; On                     ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                    ;
; Remove Duplicate Registers                                       ; On                   ; On                     ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                    ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                    ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                    ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                    ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                    ;
; Ignore SOFT Buffers                                              ; On                   ; On                     ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                    ;
; Optimization Technique                                           ; Balanced             ; Balanced               ;
; Carry Chain Length                                               ; 70                   ; 70                     ;
; Auto Carry Chains                                                ; On                   ; On                     ;
; Auto Open-Drain Pins                                             ; On                   ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                    ;
; Auto ROM Replacement                                             ; On                   ; On                     ;
; Auto RAM Replacement                                             ; On                   ; On                     ;
; Auto DSP Block Replacement                                       ; On                   ; On                     ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto                   ;
; Auto Clock Enable Replacement                                    ; On                   ; On                     ;
; Strict RAM Replacement                                           ; Off                  ; Off                    ;
; Allow Synchronous Control Signals                                ; On                   ; On                     ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                    ;
; Auto RAM Block Balancing                                         ; On                   ; On                     ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                    ;
; Auto Resource Sharing                                            ; Off                  ; Off                    ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                    ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                    ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                    ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                     ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                    ;
; Timing-Driven Synthesis                                          ; On                   ; On                     ;
; Report Parameter Settings                                        ; On                   ; On                     ;
; Report Source Assignments                                        ; On                   ; On                     ;
; Report Connectivity Checks                                       ; On                   ; On                     ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                    ;
; Synchronization Register Chain Length                            ; 2                    ; 2                      ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation     ;
; HDL message level                                                ; Level2               ; Level2                 ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                    ;
; Clock MUX Protection                                             ; On                   ; On                     ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                    ;
; Block Design Naming                                              ; Auto                 ; Auto                   ;
; SDC constraint protection                                        ; Off                  ; Off                    ;
; Synthesis Effort                                                 ; Auto                 ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                     ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                    ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium                 ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto                   ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                     ;
+------------------------------------------------------------------+----------------------+------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Feb 15 20:37:36 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ece385_lab4_demo_adder -c ece385_lab4_demo_adder --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ece385sp16_lab4_adders/testbench.sv
    Info (12023): Found entity 1: testbench File: D:/ece385/exp4/ece385sp16_lab4_adders/testbench.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file ece385sp16_lab4_adders/ripple_adder.sv
    Info (12023): Found entity 1: ripple_adder File: D:/ece385/exp4/ece385sp16_lab4_adders/ripple_adder.sv Line: 1
    Info (12023): Found entity 2: four_bit_ra File: D:/ece385/exp4/ece385sp16_lab4_adders/ripple_adder.sv Line: 26
    Info (12023): Found entity 3: full_adder File: D:/ece385/exp4/ece385sp16_lab4_adders/ripple_adder.sv Line: 44
Warning (10090): Verilog HDL syntax warning at lab4_adders_toplevel.sv(14): extra block comment delimiter characters /* within block comment File: D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file ece385sp16_lab4_adders/lab4_adders_toplevel.sv
    Info (12023): Found entity 1: lab4_adders_toplevel File: D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv Line: 17
Warning (12019): Can't analyze file -- file ece385sp16_lab4_adders/HexDriver.sv is missing
Info (12021): Found 4 design units, including 4 entities, in source file ece385sp16_lab4_adders/carry_select_adder.sv
    Info (12023): Found entity 1: carry_select_adder File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_select_adder.sv Line: 1
    Info (12023): Found entity 2: fourbit_select_adder File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_select_adder.sv Line: 45
    Info (12023): Found entity 3: select_adder File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_select_adder.sv Line: 87
    Info (12023): Found entity 4: fourbit_mux File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_select_adder.sv Line: 107
Info (12021): Found 4 design units, including 4 entities, in source file ece385sp16_lab4_adders/carry_lookahead_adder.sv
    Info (12023): Found entity 1: carry_lookahead_adder File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv Line: 1
    Info (12023): Found entity 2: four_bit_CLA File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv Line: 37
    Info (12023): Found entity 3: nocout_adder File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv Line: 64
    Info (12023): Found entity 4: cout_calc File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv Line: 75
Warning (10236): Verilog HDL Implicit Net warning at carry_select_adder.sv(30): created implicit net for "cin" File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_select_adder.sv Line: 30
Warning (10236): Verilog HDL Implicit Net warning at carry_lookahead_adder.sv(25): created implicit net for "cin" File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv Line: 25
Info (12127): Elaborating entity "lab4_adders_toplevel" for the top level hierarchy
Info (12128): Elaborating entity "carry_lookahead_adder" for hierarchy "carry_lookahead_adder:carry_lookahead_adder_inst" File: D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv Line: 122
Warning (10036): Verilog HDL or VHDL warning at carry_lookahead_adder.sv(15): object "P0" assigned a value but never read File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv Line: 15
Warning (10036): Verilog HDL or VHDL warning at carry_lookahead_adder.sv(15): object "P1" assigned a value but never read File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv Line: 15
Warning (10036): Verilog HDL or VHDL warning at carry_lookahead_adder.sv(15): object "P2" assigned a value but never read File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv Line: 15
Warning (10036): Verilog HDL or VHDL warning at carry_lookahead_adder.sv(15): object "P3" assigned a value but never read File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv Line: 15
Warning (10036): Verilog HDL or VHDL warning at carry_lookahead_adder.sv(15): object "G0" assigned a value but never read File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv Line: 15
Warning (10036): Verilog HDL or VHDL warning at carry_lookahead_adder.sv(15): object "G1" assigned a value but never read File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv Line: 15
Warning (10036): Verilog HDL or VHDL warning at carry_lookahead_adder.sv(15): object "G2" assigned a value but never read File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv Line: 15
Warning (10036): Verilog HDL or VHDL warning at carry_lookahead_adder.sv(15): object "G3" assigned a value but never read File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv Line: 15
Info (12128): Elaborating entity "cout_calc" for hierarchy "carry_lookahead_adder:carry_lookahead_adder_inst|cout_calc:co0" File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv Line: 26
Info (12128): Elaborating entity "four_bit_CLA" for hierarchy "carry_lookahead_adder:carry_lookahead_adder_inst|four_bit_CLA:CLA0" File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv Line: 30
Info (12128): Elaborating entity "nocout_adder" for hierarchy "carry_lookahead_adder:carry_lookahead_adder_inst|four_bit_CLA:CLA0|nocout_adder:fa0" File: D:/ece385/exp4/ece385sp16_lab4_adders/carry_lookahead_adder.sv Line: 56
Error (12006): Node instance "Ahex0_inst" instantiates undefined entity "HexDriver". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv Line: 137
Error (12006): Node instance "Ahex1_inst" instantiates undefined entity "HexDriver". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv Line: 143
Error (12006): Node instance "Ahex2_inst" instantiates undefined entity "HexDriver". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv Line: 149
Error (12006): Node instance "Ahex3_inst" instantiates undefined entity "HexDriver". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv Line: 155
Error (12006): Node instance "Bhex0_inst" instantiates undefined entity "HexDriver". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv Line: 161
Error (12006): Node instance "Bhex1_inst" instantiates undefined entity "HexDriver". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv Line: 167
Error (12006): Node instance "Bhex2_inst" instantiates undefined entity "HexDriver". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv Line: 173
Error (12006): Node instance "Bhex3_inst" instantiates undefined entity "HexDriver". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: D:/ece385/exp4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv Line: 179
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 8 errors, 13 warnings
    Error: Peak virtual memory: 4724 megabytes
    Error: Processing ended: Fri Feb 15 20:37:47 2019
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:24


