#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Wed Dec  5 10:04:44 2018
# Process ID: 8264
# Current directory: C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES246/1Lab-Wires/Lab1_1Buffers/Vivado_RTL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9084 C:\Users\SET253-14U.HCCMAIN\Documents\GitHub\ENES246\1Lab-Wires\Lab1_1Buffers\Vivado_RTL\buffers.xpr
# Log file: C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES246/1Lab-Wires/Lab1_1Buffers/Vivado_RTL/vivado.log
# Journal file: C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES246/1Lab-Wires/Lab1_1Buffers/Vivado_RTL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES246/1Lab-Wires/Lab1_1Buffers/Vivado_RTL/buffers.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES246/1Lab-Wires/Lab1_1Buffers/Vivado_RTL'
INFO: [Project 1-313] Project file moved from 'C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/1Lab-Logic/Lab1_1Buffers/Vivado_RTL' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES246/1Lab-Wires/Lab1_1Buffers/RTL/Lab1-1Buffers.xdc', nor could it be found using path 'C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/1Lab-Logic/Lab1_1Buffers/RTL/Lab1-1Buffers.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES246/1Lab-Wires/Lab1_1Buffers/Vivado_RTL/buffers.ip_user_files', nor could it be found using path 'C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/1Lab-Logic/Lab1_1Buffers/Vivado_RTL/buffers.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 839.293 ; gain = 155.477
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1651.559 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1651.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.063 ; gain = 918.707
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 10:22:31 2018...
