arch                                                          	circuit             	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS 	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml          	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	7.74                 	     	0.09           	17292       	2        	0.08          	-1          	-1          	33360      	-1      	-1         	29     	311   	15          	0       	cbb455130   	success   	59156      	311               	156                	1019               	1160                 	1                 	959                 	511                   	28          	28           	784              	memory                   	auto       	0.42     	9215                 	1.25      	4.49994       	-3732.25            	-4.49994            	40            	15243            	14                                    	4.25198e+07           	9.78293e+06          	2.15488e+06                      	2748.57                             	3.98                     	14287                      	13                               	2461                       	2781                              	3596048                    	1280438                  	4.67206            	-4304.59 	-4.67206 	-199.807	-0.93452 	2.69199e+06                 	3433.66                        	0.73                	15             	944            
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	6.52                 	     	0.09           	17576       	2        	0.07          	-1          	-1          	33352      	-1      	-1         	29     	311   	15          	0       	cbb455130   	success   	57640      	311               	156                	1019               	1160                 	1                 	959                 	511                   	28          	28           	784              	memory                   	auto       	0.41     	9008                 	1.21      	4.74028       	-3482.48            	-4.74028            	38            	15554            	18                                    	4.25198e+07           	9.78293e+06          	2.09591e+06                      	2673.35                             	2.82                     	14245                      	14                               	2605                       	2978                              	3184338                    	1037530                  	5.39922            	-3499.11 	-5.39922 	-746.985	-1.93422 	2.65779e+06                 	3390.04                        	0.70                	15             	944            
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml     	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	11.32                	     	0.09           	17460       	2        	0.07          	-1          	-1          	33364      	-1      	-1         	29     	311   	15          	0       	cbb455130   	success   	76688      	311               	156                	1019               	1160                 	1                 	959                 	511                   	28          	28           	784              	memory                   	auto       	0.41     	9215                 	1.29      	4.49994       	-3732.25            	-4.49994            	40            	17301            	16                                    	4.25198e+07           	9.78293e+06          	2.15029e+06                      	2742.71                             	7.58                     	16286                      	13                               	2481                       	2806                              	3377240                    	1119413                  	4.67382            	-4300.41 	-4.67382 	-169.18 	-0.858328	2.68740e+06                 	3427.80                        	0.70                	15             	944            
