Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Dec  8 15:04:30 2023
| Host         : DESKTOP-Q8QIOJU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 391 register/latch pins with no clock driven by root clock pin: dphy_a_hs_clock_clk_p (HIGH)

 There are 391 register/latch pins with no clock driven by root clock pin: dphy_b_hs_clock_clk_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2386 pins that are not constrained for maximum delay. (HIGH)

 There are 12 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.236    -1216.121                    656                68591        0.049        0.000                      0                68540        0.264        0.000                       0                 29472  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
  clk_150_system_clk_wiz_0_0     {0.000 3.333}        6.667           150.000         
  clk_200_system_clk_wiz_0_0     {0.000 2.500}        5.000           200.000         
  clk_50_system_clk_wiz_0_0      {0.000 10.000}       20.000          50.000          
  clkfbout_system_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
system_i/clk_wiz_1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_74_system_clk_wiz_1_0      {0.000 3.367}        6.734           148.500         
  clkfbout_system_clk_wiz_1_0    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                         3.000        0.000                       0                     3  
  clk_150_system_clk_wiz_0_0          -1.726     -388.642                    479                62146        0.049        0.000                      0                62146        2.083        0.000                       0                 26499  
  clk_200_system_clk_wiz_0_0           0.387        0.000                      0                  358        0.122        0.000                      0                  358        0.264        0.000                       0                   271  
  clk_50_system_clk_wiz_0_0            8.307        0.000                      0                 4057        0.050        0.000                      0                 4057        9.020        0.000                       0                  2263  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                      8.751        0.000                       0                     2  
system_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_74_system_clk_wiz_1_0            1.570        0.000                      0                  805        0.121        0.000                      0                  805        2.387        0.000                       0                   430  
  clkfbout_system_clk_wiz_1_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                            clk_150_system_clk_wiz_0_0      998.726        0.000                      0                   10                                                                        
clk_50_system_clk_wiz_0_0   clk_150_system_clk_wiz_0_0       -0.764       -7.154                     34                 1534        0.114        0.000                      0                 1534  
clk_74_system_clk_wiz_1_0   clk_150_system_clk_wiz_0_0       -6.236     -824.257                    149                  159        0.905        0.000                      0                  149  
clk_150_system_clk_wiz_0_0  clk_50_system_clk_wiz_0_0         1.465        0.000                      0                  194        0.110        0.000                      0                  194  
clk_150_system_clk_wiz_0_0  clk_74_system_clk_wiz_1_0         5.362        0.000                      0                   21                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           clk_150_system_clk_wiz_0_0  clk_150_system_clk_wiz_0_0        3.188        0.000                      0                  174        0.472        0.000                      0                  174  
**async_default**           clk_200_system_clk_wiz_0_0  clk_200_system_clk_wiz_0_0        2.844        0.000                      0                    8        0.379        0.000                      0                    8  
**default**                 clk_150_system_clk_wiz_0_0                                    5.498        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   system_i/clk_wiz_0/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_150_system_clk_wiz_0_0
  To Clock:  clk_150_system_clk_wiz_0_0

Setup :          479  Failing Endpoints,  Worst Slack       -1.726ns,  Total Violation     -388.642ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.726ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/j_0_reg_201_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.529ns  (logic 3.679ns (48.866%)  route 3.850ns (51.134%))
  Logic Levels:           16  (CARRY4=12 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns = ( 13.082 - 6.667 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.834     7.181    system_i/incrust_0/U0/ap_clk
    DSP48_X1Y13          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     7.615 r  system_i/incrust_0/U0/bound_reg_477_reg__0/P[2]
                         net (fo=2, routed)           1.105     8.720    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[2]
    SLICE_X17Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.844 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88/O
                         net (fo=1, routed)           0.000     8.844    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88_n_1
    SLICE_X17Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.245 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.245    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.359 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.359    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.473 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.473    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.587 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.587    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.815 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.815    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.929    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.043 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.043    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.157    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.491 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/O[1]
                         net (fo=1, routed)           0.809    11.300    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_477_reg__1[53]
    SLICE_X16Y39         LUT6 (Prop_lut6_I2_O)        0.303    11.603 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11/O
                         net (fo=1, routed)           0.000    11.603    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11_n_1
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.136 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.136    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5_n_1
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.293 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.446    12.738    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X16Y41         LUT6 (Prop_lut6_I4_O)        0.332    13.070 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_1_reg_190[0]_i_1/O
                         net (fo=126, routed)         0.760    13.830    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X15Y41         LUT3 (Prop_lut3_I0_O)        0.149    13.979 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/j_0_reg_201[30]_i_1/O
                         net (fo=30, routed)          0.730    14.709    system_i/incrust_0/U0/j_0_reg_201[30]
    SLICE_X15Y41         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.576    13.082    system_i/incrust_0/U0/ap_clk
    SLICE_X15Y41         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[21]/C
                         clock pessimism              0.623    13.705    
                         clock uncertainty           -0.085    13.620    
    SLICE_X15Y41         FDRE (Setup_fdre_C_R)       -0.637    12.983    system_i/incrust_0/U0/j_0_reg_201_reg[21]
  -------------------------------------------------------------------
                         required time                         12.983    
                         arrival time                         -14.709    
  -------------------------------------------------------------------
                         slack                                 -1.726    

Slack (VIOLATED) :        -1.726ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/j_0_reg_201_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.529ns  (logic 3.679ns (48.866%)  route 3.850ns (51.134%))
  Logic Levels:           16  (CARRY4=12 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns = ( 13.082 - 6.667 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.834     7.181    system_i/incrust_0/U0/ap_clk
    DSP48_X1Y13          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     7.615 r  system_i/incrust_0/U0/bound_reg_477_reg__0/P[2]
                         net (fo=2, routed)           1.105     8.720    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[2]
    SLICE_X17Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.844 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88/O
                         net (fo=1, routed)           0.000     8.844    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88_n_1
    SLICE_X17Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.245 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.245    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.359 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.359    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.473 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.473    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.587 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.587    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.815 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.815    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.929    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.043 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.043    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.157    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.491 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/O[1]
                         net (fo=1, routed)           0.809    11.300    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_477_reg__1[53]
    SLICE_X16Y39         LUT6 (Prop_lut6_I2_O)        0.303    11.603 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11/O
                         net (fo=1, routed)           0.000    11.603    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11_n_1
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.136 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.136    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5_n_1
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.293 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.446    12.738    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X16Y41         LUT6 (Prop_lut6_I4_O)        0.332    13.070 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_1_reg_190[0]_i_1/O
                         net (fo=126, routed)         0.760    13.830    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X15Y41         LUT3 (Prop_lut3_I0_O)        0.149    13.979 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/j_0_reg_201[30]_i_1/O
                         net (fo=30, routed)          0.730    14.709    system_i/incrust_0/U0/j_0_reg_201[30]
    SLICE_X15Y41         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.576    13.082    system_i/incrust_0/U0/ap_clk
    SLICE_X15Y41         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[22]/C
                         clock pessimism              0.623    13.705    
                         clock uncertainty           -0.085    13.620    
    SLICE_X15Y41         FDRE (Setup_fdre_C_R)       -0.637    12.983    system_i/incrust_0/U0/j_0_reg_201_reg[22]
  -------------------------------------------------------------------
                         required time                         12.983    
                         arrival time                         -14.709    
  -------------------------------------------------------------------
                         slack                                 -1.726    

Slack (VIOLATED) :        -1.726ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/j_0_reg_201_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.529ns  (logic 3.679ns (48.866%)  route 3.850ns (51.134%))
  Logic Levels:           16  (CARRY4=12 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns = ( 13.082 - 6.667 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.834     7.181    system_i/incrust_0/U0/ap_clk
    DSP48_X1Y13          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     7.615 r  system_i/incrust_0/U0/bound_reg_477_reg__0/P[2]
                         net (fo=2, routed)           1.105     8.720    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[2]
    SLICE_X17Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.844 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88/O
                         net (fo=1, routed)           0.000     8.844    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88_n_1
    SLICE_X17Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.245 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.245    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.359 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.359    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.473 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.473    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.587 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.587    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.815 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.815    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.929    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.043 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.043    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.157    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.491 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/O[1]
                         net (fo=1, routed)           0.809    11.300    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_477_reg__1[53]
    SLICE_X16Y39         LUT6 (Prop_lut6_I2_O)        0.303    11.603 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11/O
                         net (fo=1, routed)           0.000    11.603    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11_n_1
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.136 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.136    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5_n_1
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.293 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.446    12.738    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X16Y41         LUT6 (Prop_lut6_I4_O)        0.332    13.070 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_1_reg_190[0]_i_1/O
                         net (fo=126, routed)         0.760    13.830    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X15Y41         LUT3 (Prop_lut3_I0_O)        0.149    13.979 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/j_0_reg_201[30]_i_1/O
                         net (fo=30, routed)          0.730    14.709    system_i/incrust_0/U0/j_0_reg_201[30]
    SLICE_X15Y41         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.576    13.082    system_i/incrust_0/U0/ap_clk
    SLICE_X15Y41         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[23]/C
                         clock pessimism              0.623    13.705    
                         clock uncertainty           -0.085    13.620    
    SLICE_X15Y41         FDRE (Setup_fdre_C_R)       -0.637    12.983    system_i/incrust_0/U0/j_0_reg_201_reg[23]
  -------------------------------------------------------------------
                         required time                         12.983    
                         arrival time                         -14.709    
  -------------------------------------------------------------------
                         slack                                 -1.726    

Slack (VIOLATED) :        -1.726ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/j_0_reg_201_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.529ns  (logic 3.679ns (48.866%)  route 3.850ns (51.134%))
  Logic Levels:           16  (CARRY4=12 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.415ns = ( 13.082 - 6.667 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.834     7.181    system_i/incrust_0/U0/ap_clk
    DSP48_X1Y13          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     7.615 r  system_i/incrust_0/U0/bound_reg_477_reg__0/P[2]
                         net (fo=2, routed)           1.105     8.720    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[2]
    SLICE_X17Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.844 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88/O
                         net (fo=1, routed)           0.000     8.844    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88_n_1
    SLICE_X17Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.245 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.245    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.359 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.359    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.473 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.473    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.587 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.587    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.815 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.815    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.929    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.043 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.043    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.157    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.491 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/O[1]
                         net (fo=1, routed)           0.809    11.300    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_477_reg__1[53]
    SLICE_X16Y39         LUT6 (Prop_lut6_I2_O)        0.303    11.603 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11/O
                         net (fo=1, routed)           0.000    11.603    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11_n_1
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.136 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.136    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5_n_1
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.293 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.446    12.738    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X16Y41         LUT6 (Prop_lut6_I4_O)        0.332    13.070 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_1_reg_190[0]_i_1/O
                         net (fo=126, routed)         0.760    13.830    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X15Y41         LUT3 (Prop_lut3_I0_O)        0.149    13.979 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/j_0_reg_201[30]_i_1/O
                         net (fo=30, routed)          0.730    14.709    system_i/incrust_0/U0/j_0_reg_201[30]
    SLICE_X15Y41         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.576    13.082    system_i/incrust_0/U0/ap_clk
    SLICE_X15Y41         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[24]/C
                         clock pessimism              0.623    13.705    
                         clock uncertainty           -0.085    13.620    
    SLICE_X15Y41         FDRE (Setup_fdre_C_R)       -0.637    12.983    system_i/incrust_0/U0/j_0_reg_201_reg[24]
  -------------------------------------------------------------------
                         required time                         12.983    
                         arrival time                         -14.709    
  -------------------------------------------------------------------
                         slack                                 -1.726    

Slack (VIOLATED) :        -1.723ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/j_0_reg_201_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 3.679ns (48.915%)  route 3.842ns (51.085%))
  Logic Levels:           16  (CARRY4=12 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.411ns = ( 13.078 - 6.667 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.834     7.181    system_i/incrust_0/U0/ap_clk
    DSP48_X1Y13          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     7.615 r  system_i/incrust_0/U0/bound_reg_477_reg__0/P[2]
                         net (fo=2, routed)           1.105     8.720    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[2]
    SLICE_X17Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.844 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88/O
                         net (fo=1, routed)           0.000     8.844    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88_n_1
    SLICE_X17Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.245 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.245    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.359 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.359    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.473 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.473    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.587 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.587    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.815 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.815    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.929    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.043 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.043    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.157    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.491 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/O[1]
                         net (fo=1, routed)           0.809    11.300    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_477_reg__1[53]
    SLICE_X16Y39         LUT6 (Prop_lut6_I2_O)        0.303    11.603 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11/O
                         net (fo=1, routed)           0.000    11.603    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11_n_1
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.136 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.136    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5_n_1
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.293 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.446    12.738    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X16Y41         LUT6 (Prop_lut6_I4_O)        0.332    13.070 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_1_reg_190[0]_i_1/O
                         net (fo=126, routed)         0.760    13.830    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X15Y41         LUT3 (Prop_lut3_I0_O)        0.149    13.979 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/j_0_reg_201[30]_i_1/O
                         net (fo=30, routed)          0.723    14.702    system_i/incrust_0/U0/j_0_reg_201[30]
    SLICE_X15Y36         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.572    13.078    system_i/incrust_0/U0/ap_clk
    SLICE_X15Y36         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[1]/C
                         clock pessimism              0.623    13.701    
                         clock uncertainty           -0.085    13.616    
    SLICE_X15Y36         FDRE (Setup_fdre_C_R)       -0.637    12.979    system_i/incrust_0/U0/j_0_reg_201_reg[1]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -14.702    
  -------------------------------------------------------------------
                         slack                                 -1.723    

Slack (VIOLATED) :        -1.723ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/j_0_reg_201_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 3.679ns (48.915%)  route 3.842ns (51.085%))
  Logic Levels:           16  (CARRY4=12 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.411ns = ( 13.078 - 6.667 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.834     7.181    system_i/incrust_0/U0/ap_clk
    DSP48_X1Y13          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     7.615 r  system_i/incrust_0/U0/bound_reg_477_reg__0/P[2]
                         net (fo=2, routed)           1.105     8.720    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[2]
    SLICE_X17Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.844 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88/O
                         net (fo=1, routed)           0.000     8.844    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88_n_1
    SLICE_X17Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.245 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.245    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.359 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.359    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.473 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.473    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.587 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.587    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.815 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.815    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.929    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.043 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.043    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.157    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.491 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/O[1]
                         net (fo=1, routed)           0.809    11.300    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_477_reg__1[53]
    SLICE_X16Y39         LUT6 (Prop_lut6_I2_O)        0.303    11.603 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11/O
                         net (fo=1, routed)           0.000    11.603    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11_n_1
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.136 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.136    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5_n_1
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.293 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.446    12.738    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X16Y41         LUT6 (Prop_lut6_I4_O)        0.332    13.070 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_1_reg_190[0]_i_1/O
                         net (fo=126, routed)         0.760    13.830    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X15Y41         LUT3 (Prop_lut3_I0_O)        0.149    13.979 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/j_0_reg_201[30]_i_1/O
                         net (fo=30, routed)          0.723    14.702    system_i/incrust_0/U0/j_0_reg_201[30]
    SLICE_X15Y36         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.572    13.078    system_i/incrust_0/U0/ap_clk
    SLICE_X15Y36         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[2]/C
                         clock pessimism              0.623    13.701    
                         clock uncertainty           -0.085    13.616    
    SLICE_X15Y36         FDRE (Setup_fdre_C_R)       -0.637    12.979    system_i/incrust_0/U0/j_0_reg_201_reg[2]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -14.702    
  -------------------------------------------------------------------
                         slack                                 -1.723    

Slack (VIOLATED) :        -1.723ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/j_0_reg_201_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 3.679ns (48.915%)  route 3.842ns (51.085%))
  Logic Levels:           16  (CARRY4=12 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.411ns = ( 13.078 - 6.667 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.834     7.181    system_i/incrust_0/U0/ap_clk
    DSP48_X1Y13          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     7.615 r  system_i/incrust_0/U0/bound_reg_477_reg__0/P[2]
                         net (fo=2, routed)           1.105     8.720    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[2]
    SLICE_X17Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.844 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88/O
                         net (fo=1, routed)           0.000     8.844    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88_n_1
    SLICE_X17Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.245 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.245    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.359 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.359    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.473 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.473    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.587 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.587    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.815 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.815    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.929    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.043 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.043    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.157    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.491 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/O[1]
                         net (fo=1, routed)           0.809    11.300    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_477_reg__1[53]
    SLICE_X16Y39         LUT6 (Prop_lut6_I2_O)        0.303    11.603 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11/O
                         net (fo=1, routed)           0.000    11.603    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11_n_1
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.136 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.136    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5_n_1
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.293 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.446    12.738    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X16Y41         LUT6 (Prop_lut6_I4_O)        0.332    13.070 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_1_reg_190[0]_i_1/O
                         net (fo=126, routed)         0.760    13.830    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X15Y41         LUT3 (Prop_lut3_I0_O)        0.149    13.979 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/j_0_reg_201[30]_i_1/O
                         net (fo=30, routed)          0.723    14.702    system_i/incrust_0/U0/j_0_reg_201[30]
    SLICE_X15Y36         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.572    13.078    system_i/incrust_0/U0/ap_clk
    SLICE_X15Y36         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[3]/C
                         clock pessimism              0.623    13.701    
                         clock uncertainty           -0.085    13.616    
    SLICE_X15Y36         FDRE (Setup_fdre_C_R)       -0.637    12.979    system_i/incrust_0/U0/j_0_reg_201_reg[3]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -14.702    
  -------------------------------------------------------------------
                         slack                                 -1.723    

Slack (VIOLATED) :        -1.723ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/j_0_reg_201_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 3.679ns (48.915%)  route 3.842ns (51.085%))
  Logic Levels:           16  (CARRY4=12 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.411ns = ( 13.078 - 6.667 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.834     7.181    system_i/incrust_0/U0/ap_clk
    DSP48_X1Y13          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     7.615 r  system_i/incrust_0/U0/bound_reg_477_reg__0/P[2]
                         net (fo=2, routed)           1.105     8.720    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[2]
    SLICE_X17Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.844 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88/O
                         net (fo=1, routed)           0.000     8.844    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88_n_1
    SLICE_X17Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.245 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.245    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.359 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.359    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.473 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.473    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.587 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.587    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.815 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.815    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.929    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.043 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.043    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.157    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.491 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/O[1]
                         net (fo=1, routed)           0.809    11.300    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_477_reg__1[53]
    SLICE_X16Y39         LUT6 (Prop_lut6_I2_O)        0.303    11.603 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11/O
                         net (fo=1, routed)           0.000    11.603    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11_n_1
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.136 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.136    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5_n_1
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.293 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.446    12.738    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X16Y41         LUT6 (Prop_lut6_I4_O)        0.332    13.070 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_1_reg_190[0]_i_1/O
                         net (fo=126, routed)         0.760    13.830    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X15Y41         LUT3 (Prop_lut3_I0_O)        0.149    13.979 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/j_0_reg_201[30]_i_1/O
                         net (fo=30, routed)          0.723    14.702    system_i/incrust_0/U0/j_0_reg_201[30]
    SLICE_X15Y36         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.572    13.078    system_i/incrust_0/U0/ap_clk
    SLICE_X15Y36         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[4]/C
                         clock pessimism              0.623    13.701    
                         clock uncertainty           -0.085    13.616    
    SLICE_X15Y36         FDRE (Setup_fdre_C_R)       -0.637    12.979    system_i/incrust_0/U0/j_0_reg_201_reg[4]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -14.702    
  -------------------------------------------------------------------
                         slack                                 -1.723    

Slack (VIOLATED) :        -1.718ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/j_0_reg_201_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.679ns (48.936%)  route 3.839ns (51.064%))
  Logic Levels:           16  (CARRY4=12 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.412ns = ( 13.079 - 6.667 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.834     7.181    system_i/incrust_0/U0/ap_clk
    DSP48_X1Y13          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     7.615 r  system_i/incrust_0/U0/bound_reg_477_reg__0/P[2]
                         net (fo=2, routed)           1.105     8.720    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[2]
    SLICE_X17Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.844 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88/O
                         net (fo=1, routed)           0.000     8.844    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88_n_1
    SLICE_X17Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.245 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.245    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.359 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.359    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.473 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.473    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.587 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.587    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.815 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.815    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.929    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.043 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.043    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.157    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.491 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/O[1]
                         net (fo=1, routed)           0.809    11.300    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_477_reg__1[53]
    SLICE_X16Y39         LUT6 (Prop_lut6_I2_O)        0.303    11.603 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11/O
                         net (fo=1, routed)           0.000    11.603    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11_n_1
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.136 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.136    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5_n_1
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.293 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.446    12.738    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X16Y41         LUT6 (Prop_lut6_I4_O)        0.332    13.070 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_1_reg_190[0]_i_1/O
                         net (fo=126, routed)         0.760    13.830    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X15Y41         LUT3 (Prop_lut3_I0_O)        0.149    13.979 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/j_0_reg_201[30]_i_1/O
                         net (fo=30, routed)          0.719    14.698    system_i/incrust_0/U0/j_0_reg_201[30]
    SLICE_X15Y37         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.573    13.079    system_i/incrust_0/U0/ap_clk
    SLICE_X15Y37         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[5]/C
                         clock pessimism              0.623    13.702    
                         clock uncertainty           -0.085    13.617    
    SLICE_X15Y37         FDRE (Setup_fdre_C_R)       -0.637    12.980    system_i/incrust_0/U0/j_0_reg_201_reg[5]
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                         -14.698    
  -------------------------------------------------------------------
                         slack                                 -1.718    

Slack (VIOLATED) :        -1.718ns  (required time - arrival time)
  Source:                 system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/incrust_0/U0/j_0_reg_201_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 3.679ns (48.936%)  route 3.839ns (51.064%))
  Logic Levels:           16  (CARRY4=12 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.412ns = ( 13.079 - 6.667 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.834     7.181    system_i/incrust_0/U0/ap_clk
    DSP48_X1Y13          DSP48E1                                      r  system_i/incrust_0/U0/bound_reg_477_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     7.615 r  system_i/incrust_0/U0/bound_reg_477_reg__0/P[2]
                         net (fo=2, routed)           1.105     8.720    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/P[2]
    SLICE_X17Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.844 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88/O
                         net (fo=1, routed)           0.000     8.844    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_88_n_1
    SLICE_X17Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.245 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.245    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_71_n_1
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.359 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70/CO[3]
                         net (fo=1, routed)           0.000     9.359    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_70_n_1
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.473 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000     9.473    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_53_n_1
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.587 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.587    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_52_n_1
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.701 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.701    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_51_n_1
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.815 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.815    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_33_n_1
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.929 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.929    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_32_n_1
    SLICE_X17Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.043 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.043    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_31_n_1
    SLICE_X17Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.157 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.157    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_21_n_1
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.491 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_20/O[1]
                         net (fo=1, routed)           0.809    11.300    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/bound_reg_477_reg__1[53]
    SLICE_X16Y39         LUT6 (Prop_lut6_I2_O)        0.303    11.603 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11/O
                         net (fo=1, routed)           0.000    11.603    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[24]_i_11_n_1
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.136 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.136    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_5_n_1
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.293 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg_reg[24]_i_3/CO[1]
                         net (fo=20, routed)          0.446    12.738    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[0]_0[0]
    SLICE_X16Y41         LUT6 (Prop_lut6_I4_O)        0.332    13.070 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/pixel_1_reg_190[0]_i_1/O
                         net (fo=126, routed)         0.760    13.830    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int_reg[24]_0
    SLICE_X15Y41         LUT3 (Prop_lut3_I0_O)        0.149    13.979 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/j_0_reg_201[30]_i_1/O
                         net (fo=30, routed)          0.719    14.698    system_i/incrust_0/U0/j_0_reg_201[30]
    SLICE_X15Y37         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.573    13.079    system_i/incrust_0/U0/ap_clk
    SLICE_X15Y37         FDRE                                         r  system_i/incrust_0/U0/j_0_reg_201_reg[6]/C
                         clock pessimism              0.623    13.702    
                         clock uncertainty           -0.085    13.617    
    SLICE_X15Y37         FDRE (Setup_fdre_C_R)       -0.637    12.980    system_i/incrust_0/U0/j_0_reg_201_reg[6]
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                         -14.698    
  -------------------------------------------------------------------
                         slack                                 -1.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.541%)  route 0.231ns (58.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.549     2.114    system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/ap_clk
    SLICE_X50Y66         FDRE                                         r  system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.164     2.278 r  system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[0][8]/Q
                         net (fo=4, routed)           0.231     2.509    system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/D[8]
    SLICE_X48Y63         FDRE                                         r  system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.821     2.741    system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/ap_clk
    SLICE_X48Y63         FDRE                                         r  system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[1][8]/C
                         clock pessimism             -0.360     2.381    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.078     2.459    system_i/video_scaler_b/U0/img_out_rows_V_c15_U/U_fifo_w32_d2_A_shiftReg/SRL_SIG_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[8].divisor_tmp_reg[9][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[9].divisor_tmp_reg[10][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.024%)  route 0.230ns (61.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.559     2.124    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/ap_clk
    SLICE_X44Y51         FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[8].divisor_tmp_reg[9][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     2.265 r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[8].divisor_tmp_reg[9][29]/Q
                         net (fo=2, routed)           0.230     2.495    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[8].divisor_tmp_reg[9]_92[29]
    SLICE_X46Y48         FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[9].divisor_tmp_reg[10][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.828     2.748    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/ap_clk
    SLICE_X46Y48         FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[9].divisor_tmp_reg[10][29]/C
                         clock pessimism             -0.355     2.393    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.052     2.445    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/video_scaler_udivibs_U26/video_scaler_udivibs_div_U/video_scaler_udivibs_div_u_0/run_proc[9].divisor_tmp_reg[10][29]
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.589%)  route 0.162ns (30.411%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.555     2.120    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y99         FDRE                                         r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     2.284 r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[7]/Q
                         net (fo=3, routed)           0.161     2.446    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[7]
    SLICE_X50Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.491 r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[4]_i_5/O
                         net (fo=1, routed)           0.000     2.491    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_child_addr_cntr_lsh_reg[7]_0[3]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.600 r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_child_addr_cntr_lsh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.600    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[11]_0[0]
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.653 r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.653    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[8]_i_1_n_7
    SLICE_X50Y100        FDRE                                         r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.909     2.829    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y100        FDRE                                         r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[8]/C
                         clock pessimism             -0.360     2.469    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     2.603    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/tmp_28_reg_2823_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter1_dy_reg_557_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.189%)  route 0.216ns (56.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.543     2.108    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X50Y24         FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/tmp_28_reg_2823_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.164     2.272 r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/tmp_28_reg_2823_reg[14]/Q
                         net (fo=2, routed)           0.216     2.488    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/tmp_28_reg_2823[14]
    SLICE_X48Y24         FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter1_dy_reg_557_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.811     2.731    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X48Y24         FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter1_dy_reg_557_reg[14]/C
                         clock pessimism             -0.360     2.371    
    SLICE_X48Y24         FDRE (Hold_fdre_C_D)         0.066     2.437    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter1_dy_reg_557_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.111%)  route 0.229ns (61.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.553     2.118    system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y91         FDRE                                         r  system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     2.259 r  system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[41]/Q
                         net (fo=2, routed)           0.229     2.488    system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[41]
    SLICE_X46Y90         FDRE                                         r  system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.825     2.745    system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X46Y90         FDRE                                         r  system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[41]/C
                         clock pessimism             -0.360     2.385    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.052     2.437    system_i/axi_vdma_a/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter11_dy_reg_557_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter12_dy_reg_557_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.111%)  route 0.249ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.177ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.612     2.177    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X101Y46        FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter11_dy_reg_557_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y46        FDRE (Prop_fdre_C_Q)         0.141     2.318 r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter11_dy_reg_557_reg[13]/Q
                         net (fo=1, routed)           0.249     2.567    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter11_dy_reg_557[13]
    SLICE_X99Y51         FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter12_dy_reg_557_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.881     2.801    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X99Y51         FDRE                                         r  system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter12_dy_reg_557_reg[13]/C
                         clock pessimism             -0.355     2.446    
    SLICE_X99Y51         FDRE (Hold_fdre_C_D)         0.070     2.516    system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter12_dy_reg_557_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter6_dy_reg_557_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter7_dy_reg_557_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.588%)  route 0.213ns (62.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.546     2.111    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X51Y21         FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter6_dy_reg_557_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.128     2.239 r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter6_dy_reg_557_reg[9]/Q
                         net (fo=1, routed)           0.213     2.452    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter6_dy_reg_557[9]
    SLICE_X48Y21         FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter7_dy_reg_557_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.815     2.735    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_clk
    SLICE_X48Y21         FDRE                                         r  system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter7_dy_reg_557_reg[9]/C
                         clock pessimism             -0.360     2.375    
    SLICE_X48Y21         FDRE (Hold_fdre_C_D)         0.025     2.400    system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/ap_phi_reg_pp0_iter7_dy_reg_557_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.027%)  route 0.250ns (63.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.544     2.109    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X51Y77         FDRE                                         r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     2.250 r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[15]/Q
                         net (fo=2, routed)           0.250     2.500    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]_1[15]
    SLICE_X43Y77         FDRE                                         r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.813     2.733    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X43Y77         FDRE                                         r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]/C
                         clock pessimism             -0.360     2.373    
    SLICE_X43Y77         FDRE (Hold_fdre_C_D)         0.075     2.448    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.624%)  route 0.242ns (65.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.561     2.126    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X35Y98         FDRE                                         r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.128     2.254 r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]/Q
                         net (fo=1, routed)           0.242     2.496    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[38]
    RAMB36_X2Y19         RAMB36E1                                     r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.869     2.789    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y19         RAMB36E1                                     r  system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.589     2.201    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.242     2.443    system_i/axi_vdma_b/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_5.reg_module_start_address5_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[4].start_address_vid_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.962%)  route 0.189ns (56.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.547     2.112    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X50Y81         FDRE                                         r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_5.reg_module_start_address5_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.148     2.260 r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_5.reg_module_start_address5_i_reg[31]/Q
                         net (fo=2, routed)           0.189     2.449    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[4].start_address_vid_reg[4][31]_0[31]
    SLICE_X47Y81         FDRE                                         r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[4].start_address_vid_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.817     2.737    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X47Y81         FDRE                                         r  system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[4].start_address_vid_reg[4][31]/C
                         clock pessimism             -0.360     2.377    
    SLICE_X47Y81         FDRE (Hold_fdre_C_D)         0.018     2.395    system_i/axi_vdma_a/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[4].start_address_vid_reg[4][31]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_150_system_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X4Y6       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_2_reg_3217_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X4Y3       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_s_reg_3180_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X0Y2       system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_2_reg_3217_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X1Y9       system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_s_reg_3180_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X3Y4       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_3_1_reg_3185_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X1Y4       system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_3_1_reg_3185_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X3Y17      system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_3_2_reg_3195_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X1Y5       system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_3_2_reg_3195_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X3Y7       system_i/video_scaler_a/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_3_reg_3175_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X0Y0       system_i/video_scaler_b/U0/Resize_U0/grp_Resize_opr_linear_fu_224/r_V_3_reg_3175_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y87     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y87     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y87     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y87     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y87     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y87     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y87     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y87     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y65     system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y65     system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y87     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y87     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y87     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y87     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y87     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y87     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y87     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y87     system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y65     system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X38Y65     system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_system_clk_wiz_0_0
  To Clock:  clk_200_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.076ns (25.229%)  route 3.189ns (74.771%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.626ns = ( 11.626 - 5.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.981     7.328    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X103Y102       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     7.784 f  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/Q
                         net (fo=2, routed)           0.828     8.612    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.124     8.736 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.493     9.229    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X105Y102       LUT5 (Prop_lut5_I4_O)        0.124     9.353 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.482     9.835    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X105Y100       LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.543    10.502    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X105Y103       LUT6 (Prop_lut6_I4_O)        0.124    10.626 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.350    10.975    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.124    11.099 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.494    11.593    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X105Y102       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.787    11.626    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X105Y102       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.640    12.266    
                         clock uncertainty           -0.081    12.185    
    SLICE_X105Y102       FDRE (Setup_fdre_C_CE)      -0.205    11.980    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         11.980    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.076ns (25.229%)  route 3.189ns (74.771%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.626ns = ( 11.626 - 5.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.981     7.328    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X103Y102       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     7.784 f  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/Q
                         net (fo=2, routed)           0.828     8.612    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.124     8.736 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.493     9.229    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X105Y102       LUT5 (Prop_lut5_I4_O)        0.124     9.353 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.482     9.835    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X105Y100       LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.543    10.502    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X105Y103       LUT6 (Prop_lut6_I4_O)        0.124    10.626 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.350    10.975    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.124    11.099 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.494    11.593    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X105Y102       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.787    11.626    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X105Y102       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.640    12.266    
                         clock uncertainty           -0.081    12.185    
    SLICE_X105Y102       FDRE (Setup_fdre_C_CE)      -0.205    11.980    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         11.980    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.076ns (25.229%)  route 3.189ns (74.771%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.626ns = ( 11.626 - 5.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.981     7.328    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X103Y102       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     7.784 f  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/Q
                         net (fo=2, routed)           0.828     8.612    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.124     8.736 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.493     9.229    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X105Y102       LUT5 (Prop_lut5_I4_O)        0.124     9.353 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.482     9.835    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X105Y100       LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.543    10.502    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X105Y103       LUT6 (Prop_lut6_I4_O)        0.124    10.626 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.350    10.975    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.124    11.099 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.494    11.593    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X105Y102       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.787    11.626    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X105Y102       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.640    12.266    
                         clock uncertainty           -0.081    12.185    
    SLICE_X105Y102       FDRE (Setup_fdre_C_CE)      -0.205    11.980    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         11.980    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.076ns (25.777%)  route 3.098ns (74.223%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.625ns = ( 11.625 - 5.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.981     7.328    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X103Y102       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     7.784 f  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/Q
                         net (fo=2, routed)           0.828     8.612    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.124     8.736 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.493     9.229    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X105Y102       LUT5 (Prop_lut5_I4_O)        0.124     9.353 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.482     9.835    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X105Y100       LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.543    10.502    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X105Y103       LUT6 (Prop_lut6_I4_O)        0.124    10.626 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.350    10.975    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.124    11.099 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.403    11.502    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X105Y103       FDSE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.786    11.625    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X105Y103       FDSE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.640    12.265    
                         clock uncertainty           -0.081    12.184    
    SLICE_X105Y103       FDSE (Setup_fdse_C_CE)      -0.205    11.979    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.979    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.076ns (25.777%)  route 3.098ns (74.223%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.625ns = ( 11.625 - 5.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.981     7.328    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X103Y102       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     7.784 f  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/Q
                         net (fo=2, routed)           0.828     8.612    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.124     8.736 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.493     9.229    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X105Y102       LUT5 (Prop_lut5_I4_O)        0.124     9.353 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.482     9.835    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X105Y100       LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.543    10.502    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X105Y103       LUT6 (Prop_lut6_I4_O)        0.124    10.626 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.350    10.975    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.124    11.099 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.403    11.502    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X105Y103       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.786    11.625    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X105Y103       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.640    12.265    
                         clock uncertainty           -0.081    12.184    
    SLICE_X105Y103       FDRE (Setup_fdre_C_CE)      -0.205    11.979    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         11.979    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 1.076ns (25.607%)  route 3.126ns (74.393%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.517ns = ( 11.517 - 5.000 ) 
    Source Clock Delay      (SCD):    7.204ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.857     7.204    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/RefClk
    SLICE_X111Y81        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456     7.660 f  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.870     8.530    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X108Y81        LUT4 (Prop_lut4_I0_O)        0.124     8.654 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.446     9.100    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I4_O)        0.124     9.224 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.444     9.668    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X110Y80        LUT6 (Prop_lut6_I5_O)        0.124     9.792 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.446    10.238    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I4_O)        0.124    10.362 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.423    10.785    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X112Y80        LUT6 (Prop_lut6_I5_O)        0.124    10.909 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.497    11.406    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X113Y81        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.679    11.517    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/RefClk
    SLICE_X113Y81        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.663    12.180    
                         clock uncertainty           -0.081    12.099    
    SLICE_X113Y81        FDRE (Setup_fdre_C_CE)      -0.205    11.894    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 1.076ns (26.085%)  route 3.049ns (73.915%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.625ns = ( 11.625 - 5.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.981     7.328    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X103Y102       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     7.784 f  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/Q
                         net (fo=2, routed)           0.828     8.612    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.124     8.736 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.493     9.229    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X105Y102       LUT5 (Prop_lut5_I4_O)        0.124     9.353 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.482     9.835    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X105Y100       LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.543    10.502    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X105Y103       LUT6 (Prop_lut6_I4_O)        0.124    10.626 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.350    10.975    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.124    11.099 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.353    11.453    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X104Y104       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.786    11.625    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X104Y104       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.640    12.265    
                         clock uncertainty           -0.081    12.184    
    SLICE_X104Y104       FDRE (Setup_fdre_C_CE)      -0.169    12.015    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.015    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 1.076ns (26.085%)  route 3.049ns (73.915%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.625ns = ( 11.625 - 5.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.981     7.328    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X103Y102       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y102       FDRE (Prop_fdre_C_Q)         0.456     7.784 f  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]/Q
                         net (fo=2, routed)           0.828     8.612    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/cDelayCnt_reg[10]
    SLICE_X104Y102       LUT4 (Prop_lut4_I1_O)        0.124     8.736 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.493     9.229    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X105Y102       LUT5 (Prop_lut5_I4_O)        0.124     9.353 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.482     9.835    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X105Y100       LUT6 (Prop_lut6_I5_O)        0.124     9.959 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.543    10.502    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X105Y103       LUT6 (Prop_lut6_I4_O)        0.124    10.626 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.350    10.975    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.124    11.099 r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.353    11.453    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X104Y104       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.786    11.625    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/RefClk
    SLICE_X104Y104       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.640    12.265    
                         clock uncertainty           -0.081    12.184    
    SLICE_X104Y104       FDRE (Setup_fdre_C_CE)      -0.169    12.015    system_i/MIPI_D_PHY_RX_B/U0/ClockLane/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.015    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.076ns (26.191%)  route 3.032ns (73.809%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.516ns = ( 11.516 - 5.000 ) 
    Source Clock Delay      (SCD):    7.204ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.857     7.204    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/RefClk
    SLICE_X111Y81        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456     7.660 f  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.870     8.530    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X108Y81        LUT4 (Prop_lut4_I0_O)        0.124     8.654 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.446     9.100    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I4_O)        0.124     9.224 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.444     9.668    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X110Y80        LUT6 (Prop_lut6_I5_O)        0.124     9.792 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.446    10.238    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I4_O)        0.124    10.362 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.423    10.785    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X112Y80        LUT6 (Prop_lut6_I5_O)        0.124    10.909 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.403    11.312    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X113Y80        FDSE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.678    11.516    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/RefClk
    SLICE_X113Y80        FDSE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.663    12.179    
                         clock uncertainty           -0.081    12.098    
    SLICE_X113Y80        FDSE (Setup_fdse_C_CE)      -0.205    11.893    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.076ns (26.191%)  route 3.032ns (73.809%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.516ns = ( 11.516 - 5.000 ) 
    Source Clock Delay      (SCD):    7.204ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.857     7.204    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/RefClk
    SLICE_X111Y81        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.456     7.660 f  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.870     8.530    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X108Y81        LUT4 (Prop_lut4_I0_O)        0.124     8.654 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.446     9.100    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X110Y80        LUT5 (Prop_lut5_I4_O)        0.124     9.224 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.444     9.668    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X110Y80        LUT6 (Prop_lut6_I5_O)        0.124     9.792 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.446    10.238    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I4_O)        0.124    10.362 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.423    10.785    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X112Y80        LUT6 (Prop_lut6_I5_O)        0.124    10.909 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.403    11.312    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X113Y80        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.678    11.516    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/RefClk
    SLICE_X113Y80        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.663    12.179    
                         clock uncertainty           -0.081    12.098    
    SLICE_X113Y80        FDRE (Setup_fdre_C_CE)      -0.205    11.893    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  0.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.627     2.192    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncEnable/RefClk
    SLICE_X109Y78        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDRE (Prop_fdre_C_Q)         0.141     2.333 r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.389    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncEnable/oSyncStages[0]
    SLICE_X109Y78        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.895     2.815    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncEnable/RefClk
    SLICE_X109Y78        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[1]/C
                         clock pessimism             -0.623     2.192    
    SLICE_X109Y78        FDRE (Hold_fdre_C_D)         0.075     2.267    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/SyncAsyncEnable/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.633     2.198    system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/RefClk
    SLICE_X107Y84        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDPE (Prop_fdpe_C_Q)         0.141     2.339 r  system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.395    system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y84        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.901     2.821    system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/RefClk
    SLICE_X107Y84        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.623     2.198    
    SLICE_X107Y84        FDPE (Hold_fdpe_C_D)         0.075     2.273    system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.817ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.628     2.193    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/RefClk
    SLICE_X113Y77        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDCE (Prop_fdce_C_Q)         0.141     2.334 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.390    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages[0]
    SLICE_X113Y77        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.897     2.817    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/RefClk
    SLICE_X113Y77        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[1]/C
                         clock pessimism             -0.624     2.193    
    SLICE_X113Y77        FDCE (Hold_fdce_C_D)         0.075     2.268    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncForceRxMode/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.629     2.194    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncValid/RefClk
    SLICE_X113Y70        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.141     2.335 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.391    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages[0]
    SLICE_X113Y70        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.899     2.819    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncValid/RefClk
    SLICE_X113Y70        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[1]/C
                         clock pessimism             -0.625     2.194    
    SLICE_X113Y70        FDCE (Hold_fdce_C_D)         0.075     2.269    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.630     2.195    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/RefClk
    SLICE_X113Y69        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        FDRE (Prop_fdre_C_Q)         0.141     2.336 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.392    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages[0]
    SLICE_X113Y69        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.900     2.820    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/RefClk
    SLICE_X113Y69        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.625     2.195    
    SLICE_X113Y69        FDRE (Hold_fdre_C_D)         0.075     2.270    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.821ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.631     2.196    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/RefClk
    SLICE_X113Y68        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141     2.337 r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.393    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/oSyncStages[0]
    SLICE_X113Y68        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.901     2.821    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/RefClk
    SLICE_X113Y68        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.625     2.196    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.075     2.271    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[1].SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.604     2.169    system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/RefClk
    SLICE_X103Y82        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y82        FDRE (Prop_fdre_C_Q)         0.141     2.310 r  system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.366    system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages[0]
    SLICE_X103Y82        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.872     2.792    system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/RefClk
    SLICE_X103Y82        FDRE                                         r  system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[1]/C
                         clock pessimism             -0.623     2.169    
    SLICE_X103Y82        FDRE (Hold_fdre_C_D)         0.075     2.244    system_i/MIPI_D_PHY_RX_A/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.629ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.693     2.259    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/RefClk
    SLICE_X105Y101       FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101       FDCE (Prop_fdce_C_Q)         0.141     2.400 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.455    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages[0]
    SLICE_X105Y101       FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.968     2.888    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/RefClk
    SLICE_X105Y101       FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[1]/C
                         clock pessimism             -0.629     2.259    
    SLICE_X105Y101       FDCE (Hold_fdce_C_D)         0.075     2.334    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncValid/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.720     2.286    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/RefClk
    SLICE_X107Y101       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y101       FDRE (Prop_fdre_C_Q)         0.141     2.427 r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.482    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages[0]
    SLICE_X107Y101       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.994     2.914    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/RefClk
    SLICE_X107Y101       FDRE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[1]/C
                         clock pessimism             -0.628     2.286    
    SLICE_X107Y101       FDRE (Hold_fdre_C_D)         0.075     2.361    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.609     2.174    system_i/MIPI_D_PHY_RX_B/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/RefClk
    SLICE_X99Y90         FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y90         FDPE (Prop_fdpe_C_Q)         0.141     2.315 r  system_i/MIPI_D_PHY_RX_B/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.371    system_i/MIPI_D_PHY_RX_B/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages[0]
    SLICE_X99Y90         FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.879     2.799    system_i/MIPI_D_PHY_RX_B/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/RefClk
    SLICE_X99Y90         FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.625     2.174    
    SLICE_X99Y90         FDPE (Hold_fdpe_C_D)         0.075     2.249    system_i/MIPI_D_PHY_RX_B/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.IDelayCtrlX/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y72     system_i/MIPI_D_PHY_RX_A/U0/ClockLane/HSClockingX/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y56     system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y80     system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y74     system_i/MIPI_D_PHY_RX_B/U0/ClockLane/HSClockingX/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y60     system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y70     system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X113Y80    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  system_i/MIPI_D_PHY_RX_A/U0/GenIDELAYCTRL.IDelayCtrlX/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X107Y84    system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X107Y84    system_i/MIPI_D_PHY_RX_A/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X107Y84    system_i/MIPI_D_PHY_RX_B/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X107Y84    system_i/MIPI_D_PHY_RX_B/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X113Y80    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X113Y80    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y81    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y81    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X113Y80    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X113Y80    system_i/MIPI_D_PHY_RX_A/U0/ClockLane/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y78    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y78    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/SyncAsyncEnable/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X110Y78    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X110Y78    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X110Y78    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X110Y78    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y78    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y78    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y71    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X112Y71    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_system_clk_wiz_0_0
  To Clock:  clk_50_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.307ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.123ns  (logic 0.890ns (8.001%)  route 10.233ns (91.999%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.386ns = ( 26.386 - 20.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.981     7.328    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X100Y102       FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.518     7.846 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=147, routed)         6.336    14.182    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[2]
    SLICE_X83Y76         LUT5 (Prop_lut5_I1_O)        0.124    14.306 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_6/O
                         net (fo=1, routed)           1.587    15.894    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_6_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I4_O)        0.124    16.018 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_5/O
                         net (fo=1, routed)           1.227    17.244    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_5_n_0
    SLICE_X97Y99         LUT6 (Prop_lut6_I5_O)        0.124    17.368 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           1.083    18.451    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X80Y96         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.548    26.386    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X80Y96         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                         clock pessimism              0.522    26.909    
                         clock uncertainty           -0.107    26.801    
    SLICE_X80Y96         FDRE (Setup_fdre_C_D)       -0.043    26.758    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         26.758    
                         arrival time                         -18.451    
  -------------------------------------------------------------------
                         slack                                  8.307    

Slack (MET) :             8.375ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.816ns  (logic 0.978ns (9.042%)  route 9.838ns (90.958%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.386ns = ( 26.386 - 20.000 ) 
    Source Clock Delay      (SCD):    7.327ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.980     7.327    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X99Y103        FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y103        FDRE (Prop_fdre_C_Q)         0.456     7.783 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=147, routed)         5.724    13.507    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X98Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.631 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_7/O
                         net (fo=1, routed)           1.689    15.320    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_7_n_0
    SLICE_X98Y96         LUT5 (Prop_lut5_I4_O)        0.124    15.444 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_2/O
                         net (fo=1, routed)           1.250    16.693    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_2_n_0
    SLICE_X87Y96         LUT6 (Prop_lut6_I0_O)        0.124    16.817 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1/O
                         net (fo=2, routed)           0.444    17.261    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0
    SLICE_X87Y96         LUT3 (Prop_lut3_I0_O)        0.150    17.411 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=1, routed)           0.732    18.143    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X80Y95         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.548    26.386    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X80Y95         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                         clock pessimism              0.522    26.909    
                         clock uncertainty           -0.107    26.801    
    SLICE_X80Y95         FDRE (Setup_fdre_C_D)       -0.283    26.518    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         26.518    
                         arrival time                         -18.143    
  -------------------------------------------------------------------
                         slack                                  8.375    

Slack (MET) :             9.145ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.403ns  (logic 1.042ns (10.016%)  route 9.361ns (89.984%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.386ns = ( 26.386 - 20.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.981     7.328    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X100Y102       FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.518     7.846 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=147, routed)         5.519    13.365    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[2]
    SLICE_X94Y76         LUT5 (Prop_lut5_I3_O)        0.124    13.489 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_6/O
                         net (fo=1, routed)           1.537    15.025    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_6_n_0
    SLICE_X97Y91         LUT5 (Prop_lut5_I4_O)        0.124    15.149 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_2/O
                         net (fo=1, routed)           1.276    16.425    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_2_n_0
    SLICE_X82Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.549 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1/O
                         net (fo=2, routed)           1.030    17.579    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]_i_1_n_0
    SLICE_X80Y96         LUT3 (Prop_lut3_I0_O)        0.152    17.731 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_1/O
                         net (fo=1, routed)           0.000    17.731    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]
    SLICE_X80Y96         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.548    26.386    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X80Y96         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                         clock pessimism              0.522    26.909    
                         clock uncertainty           -0.107    26.801    
    SLICE_X80Y96         FDRE (Setup_fdre_C_D)        0.075    26.876    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         26.876    
                         arrival time                         -17.731    
  -------------------------------------------------------------------
                         slack                                  9.145    

Slack (MET) :             9.236ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.394ns  (logic 0.890ns (8.562%)  route 9.504ns (91.438%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 26.495 - 20.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.981     7.328    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X100Y102       FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.518     7.846 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=147, routed)         6.249    14.095    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc[2]
    SLICE_X84Y76         LUT5 (Prop_lut5_I3_O)        0.124    14.219 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.943    15.161    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_2_n_0
    SLICE_X85Y80         LUT3 (Prop_lut3_I1_O)        0.124    15.285 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0/O
                         net (fo=2, routed)           2.313    17.598    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/m_axi_bresp[1]
    SLICE_X41Y103        LUT6 (Prop_lut6_I3_O)        0.124    17.722 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    17.722    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X41Y103        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.656    26.495    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X41Y103        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.540    27.035    
                         clock uncertainty           -0.107    26.927    
    SLICE_X41Y103        FDRE (Setup_fdre_C_D)        0.031    26.958    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         26.958    
                         arrival time                         -17.722    
  -------------------------------------------------------------------
                         slack                                  9.236    

Slack (MET) :             9.451ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 0.952ns (9.475%)  route 9.095ns (90.525%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.381ns = ( 26.381 - 20.000 ) 
    Source Clock Delay      (SCD):    7.327ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.980     7.327    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X99Y103        FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y103        FDRE (Prop_fdre_C_Q)         0.456     7.783 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=147, routed)         5.646    13.429    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X93Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.553 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_6/O
                         net (fo=1, routed)           1.451    15.004    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_6_n_0
    SLICE_X93Y94         LUT5 (Prop_lut5_I4_O)        0.124    15.128 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_2/O
                         net (fo=1, routed)           0.872    16.000    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_2_n_0
    SLICE_X82Y97         LUT6 (Prop_lut6_I0_O)        0.124    16.124 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1/O
                         net (fo=2, routed)           1.126    17.250    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1_n_0
    SLICE_X63Y93         LUT3 (Prop_lut3_I0_O)        0.124    17.374 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1/O
                         net (fo=1, routed)           0.000    17.374    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]
    SLICE_X63Y93         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.543    26.381    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X63Y93         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                         clock pessimism              0.522    26.904    
                         clock uncertainty           -0.107    26.796    
    SLICE_X63Y93         FDRE (Setup_fdre_C_D)        0.029    26.825    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         26.825    
                         arrival time                         -17.374    
  -------------------------------------------------------------------
                         slack                                  9.451    

Slack (MET) :             9.501ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.791ns  (logic 1.626ns (16.607%)  route 8.165ns (83.393%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 26.495 - 20.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.981     7.328    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X100Y102       FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.518     7.846 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=147, routed)         2.357    10.203    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X94Y94         LUT4 (Prop_lut4_I2_O)        0.153    10.356 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_5/O
                         net (fo=27, routed)          1.282    11.638    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_2
    SLICE_X99Y99         LUT6 (Prop_lut6_I1_O)        0.331    11.969 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.493    12.462    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_1
    SLICE_X98Y100        LUT6 (Prop_lut6_I5_O)        0.124    12.586 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           1.058    13.644    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg_0
    SLICE_X96Y101        LUT2 (Prop_lut2_I1_O)        0.146    13.790 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           2.129    15.919    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.354    16.273 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.846    17.119    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X39Y103        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.656    26.495    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X39Y103        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.540    27.035    
                         clock uncertainty           -0.107    26.927    
    SLICE_X39Y103        FDRE (Setup_fdre_C_D)       -0.307    26.620    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         26.620    
                         arrival time                         -17.119    
  -------------------------------------------------------------------
                         slack                                  9.501    

Slack (MET) :             9.518ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.112ns  (logic 0.890ns (8.801%)  route 9.222ns (91.199%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 26.495 - 20.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.981     7.328    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X100Y102       FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.518     7.846 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=147, routed)         6.249    14.095    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc[2]
    SLICE_X84Y76         LUT5 (Prop_lut5_I3_O)        0.124    14.219 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.943    15.161    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_2_n_0
    SLICE_X85Y80         LUT3 (Prop_lut3_I1_O)        0.124    15.285 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0/O
                         net (fo=2, routed)           2.031    17.316    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/m_axi_bresp[1]
    SLICE_X41Y103        LUT4 (Prop_lut4_I1_O)        0.124    17.440 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    17.440    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X41Y103        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.656    26.495    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X41Y103        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.540    27.035    
                         clock uncertainty           -0.107    26.927    
    SLICE_X41Y103        FDRE (Setup_fdre_C_D)        0.031    26.958    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         26.958    
                         arrival time                         -17.440    
  -------------------------------------------------------------------
                         slack                                  9.518    

Slack (MET) :             9.526ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.040ns  (logic 0.890ns (8.864%)  route 9.150ns (91.136%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 26.450 - 20.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.981     7.328    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X100Y102       FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.518     7.846 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=147, routed)         6.336    14.182    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[2]
    SLICE_X83Y76         LUT5 (Prop_lut5_I1_O)        0.124    14.306 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_6/O
                         net (fo=1, routed)           1.587    15.894    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_6_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I4_O)        0.124    16.018 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_5/O
                         net (fo=1, routed)           1.227    17.244    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_5_n_0
    SLICE_X97Y99         LUT6 (Prop_lut6_I5_O)        0.124    17.368 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           0.000    17.368    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X97Y99         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.612    26.450    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X97Y99         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/C
                         clock pessimism              0.522    26.973    
                         clock uncertainty           -0.107    26.865    
    SLICE_X97Y99         FDRE (Setup_fdre_C_D)        0.029    26.894    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         26.894    
                         arrival time                         -17.368    
  -------------------------------------------------------------------
                         slack                                  9.526    

Slack (MET) :             9.528ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.880ns  (logic 0.828ns (8.380%)  route 9.052ns (91.620%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 26.387 - 20.000 ) 
    Source Clock Delay      (SCD):    7.327ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.980     7.327    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X99Y103        FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y103        FDRE (Prop_fdre_C_Q)         0.456     7.783 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=147, routed)         5.724    13.507    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X98Y76         LUT5 (Prop_lut5_I1_O)        0.124    13.631 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_7/O
                         net (fo=1, routed)           1.689    15.320    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_7_n_0
    SLICE_X98Y96         LUT5 (Prop_lut5_I4_O)        0.124    15.444 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_2/O
                         net (fo=1, routed)           1.250    16.693    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_2_n_0
    SLICE_X87Y96         LUT6 (Prop_lut6_I0_O)        0.124    16.817 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1/O
                         net (fo=2, routed)           0.390    17.207    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0
    SLICE_X87Y96         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.549    26.387    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X87Y96         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]/C
                         clock pessimism              0.522    26.910    
                         clock uncertainty           -0.107    26.802    
    SLICE_X87Y96         FDRE (Setup_fdre_C_D)       -0.067    26.735    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]
  -------------------------------------------------------------------
                         required time                         26.735    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                  9.528    

Slack (MET) :             9.696ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.698ns  (logic 0.890ns (9.177%)  route 8.808ns (90.823%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 26.387 - 20.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.981     7.328    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X100Y102       FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       FDRE (Prop_fdre_C_Q)         0.518     7.846 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=147, routed)         4.730    12.576    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X84Y76         LUT5 (Prop_lut5_I2_O)        0.124    12.700 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_6/O
                         net (fo=1, routed)           1.880    14.581    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_6_n_0
    SLICE_X84Y99         LUT6 (Prop_lut6_I4_O)        0.124    14.705 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_5/O
                         net (fo=1, routed)           1.234    15.939    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_5_n_0
    SLICE_X95Y99         LUT6 (Prop_lut6_I5_O)        0.124    16.063 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=2, routed)           0.963    17.026    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X89Y95         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.549    26.387    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X89Y95         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                         clock pessimism              0.522    26.910    
                         clock uncertainty           -0.107    26.802    
    SLICE_X89Y95         FDRE (Setup_fdre_C_D)       -0.081    26.721    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         26.721    
                         arrival time                         -17.026    
  -------------------------------------------------------------------
                         slack                                  9.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/skid_buffer_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.227ns (52.662%)  route 0.204ns (47.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.558     2.123    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X49Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/skid_buffer_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.128     2.251 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/skid_buffer_reg[32]/Q
                         net (fo=1, routed)           0.204     2.455    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/skid_buffer_reg_n_0_[32]
    SLICE_X50Y97         LUT3 (Prop_lut3_I1_O)        0.099     2.554 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i[32]_i_1/O
                         net (fo=1, routed)           0.000     2.554    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/skid_buffer[32]
    SLICE_X50Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.823     2.743    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X50Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[32]/C
                         clock pessimism             -0.360     2.383    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.121     2.504    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.055%)  route 0.344ns (70.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.579     2.144    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     2.285 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=2, routed)           0.344     2.629    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awid[0]
    SLICE_X28Y103        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.932     2.852    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y103        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]/C
                         clock pessimism             -0.360     2.492    
    SLICE_X28Y103        FDRE (Hold_fdre_C_D)         0.070     2.562    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.879%)  route 0.335ns (67.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.834ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.559     2.124    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X32Y91         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     2.288 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[46]/Q
                         net (fo=2, routed)           0.335     2.623    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arlen[2]
    SLICE_X34Y101        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.914     2.834    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X34Y101        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/C
                         clock pessimism             -0.360     2.474    
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.076     2.550    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.774%)  route 0.173ns (48.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.661     2.227    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     2.368 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.173     2.541    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[25]
    SLICE_X29Y99         LUT4 (Prop_lut4_I0_O)        0.045     2.586 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     2.586    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X29Y99         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.847     2.767    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y99         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.360     2.407    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     2.499    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.795%)  route 0.317ns (71.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.578     2.143    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X28Y96         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.128     2.271 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[29]/Q
                         net (fo=2, routed)           0.317     2.588    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_araddr[29]
    SLICE_X30Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.933     2.853    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[29]/C
                         clock pessimism             -0.360     2.493    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.007     2.500    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.164ns (31.933%)  route 0.350ns (68.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.559     2.124    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X32Y91         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     2.288 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[39]/Q
                         net (fo=2, routed)           0.350     2.638    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arburst[1]
    SLICE_X39Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.913     2.833    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X39Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/C
                         clock pessimism             -0.360     2.473    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.070     2.543    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.394%)  route 0.355ns (65.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.579     2.144    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     2.285 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=2, routed)           0.355     2.640    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awid[0]
    SLICE_X29Y103        LUT3 (Prop_lut3_I0_O)        0.045     2.685 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[50]_i_1/O
                         net (fo=1, routed)           0.000     2.685    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[50]
    SLICE_X29Y103        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.932     2.852    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y103        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                         clock pessimism             -0.360     2.492    
    SLICE_X29Y103        FDRE (Hold_fdre_C_D)         0.092     2.584    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.559%)  route 0.385ns (67.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.560     2.125    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/aclk
    SLICE_X33Y95         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     2.266 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i_reg[5]/Q
                         net (fo=2, routed)           0.385     2.651    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_araddr[5]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.696 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.696    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0
    SLICE_X36Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.913     2.833    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X36Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.360     2.473    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.121     2.594    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
                            (rising edge-triggered cell PS7 clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.658     2.224    system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     2.365 r  system_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.188     2.552    system_i/processing_system7_0/inst/M_AXI_GP0_BID[3]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.887     2.807    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.360     2.447    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[3])
                                                      0.000     2.447    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.557     2.122    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X33Y87         FDRE                                         r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     2.263 r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/Q
                         net (fo=1, routed)           0.054     2.317    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/srst_d5
    SLICE_X32Y87         LUT3 (Prop_lut3_I2_O)        0.045     2.362 r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_out_re/O
                         net (fo=1, routed)           0.000     2.362    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_out_re__0
    SLICE_X32Y87         FDRE                                         r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.823     2.743    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X32Y87         FDRE                                         r  system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/C
                         clock pessimism             -0.608     2.135    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.121     2.256    system_i/axi_vdma_a/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_system_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X82Y63     system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X85Y75     system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X85Y75     system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X88Y71     system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X88Y71     system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X88Y71     system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X88Y71     system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X87Y71     system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y92     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y91     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y91     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y92     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y91     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y92     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y91     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y97     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y91     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y97     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y92     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y91     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y91     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y92     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y91     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X38Y92     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y93     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y93     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y93     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X42Y91     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_1/inst/clk_in1
  To Clock:  system_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_74_system_clk_wiz_1_0
  To Clock:  clk_74_system_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.890ns (19.393%)  route 3.699ns (80.607%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 8.393 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757     1.757    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.351     3.626    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     3.750 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.048     4.799    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.522     5.445    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X2Y41          LUT4 (Prop_lut4_I0_O)        0.124     5.569 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.777     6.346    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y43          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.659     8.393    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y43          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.105     8.498    
                         clock uncertainty           -0.153     8.345    
    SLICE_X1Y43          FDRE (Setup_fdre_C_R)       -0.429     7.916    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.890ns (19.393%)  route 3.699ns (80.607%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 8.393 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757     1.757    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.351     3.626    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     3.750 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.048     4.799    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.522     5.445    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X2Y41          LUT4 (Prop_lut4_I0_O)        0.124     5.569 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.777     6.346    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y43          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.659     8.393    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y43          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism              0.105     8.498    
                         clock uncertainty           -0.153     8.345    
    SLICE_X1Y43          FDRE (Setup_fdre_C_R)       -0.429     7.916    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.890ns (19.393%)  route 3.699ns (80.607%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 8.393 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757     1.757    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.351     3.626    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     3.750 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.048     4.799    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.522     5.445    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X2Y41          LUT4 (Prop_lut4_I0_O)        0.124     5.569 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.777     6.346    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y43          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.659     8.393    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y43          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/C
                         clock pessimism              0.105     8.498    
                         clock uncertainty           -0.153     8.345    
    SLICE_X1Y43          FDRE (Setup_fdre_C_R)       -0.429     7.916    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.890ns (19.393%)  route 3.699ns (80.607%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 8.393 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757     1.757    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.351     3.626    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     3.750 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.048     4.799    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.522     5.445    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X2Y41          LUT4 (Prop_lut4_I0_O)        0.124     5.569 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.777     6.346    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y43          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.659     8.393    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y43          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/C
                         clock pessimism              0.105     8.498    
                         clock uncertainty           -0.153     8.345    
    SLICE_X1Y43          FDRE (Setup_fdre_C_R)       -0.429     7.916    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.890ns (19.790%)  route 3.607ns (80.210%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 8.392 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757     1.757    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.351     3.626    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     3.750 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.048     4.799    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.522     5.445    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X2Y41          LUT4 (Prop_lut4_I0_O)        0.124     5.569 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.685     6.254    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.658     8.392    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y41          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.105     8.497    
                         clock uncertainty           -0.153     8.344    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429     7.915    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.890ns (19.790%)  route 3.607ns (80.210%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 8.392 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757     1.757    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.351     3.626    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     3.750 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.048     4.799    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.522     5.445    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X2Y41          LUT4 (Prop_lut4_I0_O)        0.124     5.569 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.685     6.254    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.658     8.392    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y41          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.105     8.497    
                         clock uncertainty           -0.153     8.344    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429     7.915    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.890ns (19.790%)  route 3.607ns (80.210%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 8.392 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757     1.757    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.351     3.626    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     3.750 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.048     4.799    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.522     5.445    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X2Y41          LUT4 (Prop_lut4_I0_O)        0.124     5.569 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.685     6.254    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.658     8.392    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y41          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/C
                         clock pessimism              0.105     8.497    
                         clock uncertainty           -0.153     8.344    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429     7.915    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.890ns (19.790%)  route 3.607ns (80.210%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 8.392 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757     1.757    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.351     3.626    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     3.750 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.048     4.799    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.522     5.445    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X2Y41          LUT4 (Prop_lut4_I0_O)        0.124     5.569 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.685     6.254    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.658     8.392    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y41          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/C
                         clock pessimism              0.105     8.497    
                         clock uncertainty           -0.153     8.344    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429     7.915    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.890ns (19.931%)  route 3.575ns (80.069%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 8.392 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757     1.757    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.351     3.626    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     3.750 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.048     4.799    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.522     5.445    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X2Y41          LUT4 (Prop_lut4_I0_O)        0.124     5.569 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.653     6.222    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.658     8.392    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y42          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.105     8.497    
                         clock uncertainty           -0.153     8.344    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     7.915    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_74_system_clk_wiz_1_0 rise@6.734ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.890ns (19.931%)  route 3.575ns (80.069%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 8.392 - 6.734 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980     1.980    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757     1.757    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518     2.275 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          1.351     3.626    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X8Y44          LUT2 (Prop_lut2_I0_O)        0.124     3.750 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=62, routed)          1.048     4.799    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.124     4.923 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.522     5.445    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X2Y41          LUT4 (Prop_lut4_I0_O)        0.124     5.569 r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.653     6.222    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     8.504    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     4.631 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.643    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.734 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.658     8.392    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X1Y42          FDRE                                         r  system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.105     8.497    
                         clock uncertainty           -0.153     8.344    
    SLICE_X1Y42          FDRE (Setup_fdre_C_R)       -0.429     7.915    system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.915    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  1.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.626     0.626    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y49          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     0.767 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.822    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X5Y49          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.895     0.895    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y49          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.269     0.626    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.076     0.702    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.625     0.625    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X3Y46          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     0.766 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.821    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][0]
    SLICE_X3Y46          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.895     0.895    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X3Y46          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.270     0.625    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.075     0.700    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.625     0.625    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X3Y45          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     0.766 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.821    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][1]
    SLICE_X3Y45          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.895     0.895    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X3Y45          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.270     0.625    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.075     0.700    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.597     0.597    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X11Y49         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     0.793    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][10]
    SLICE_X11Y49         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.866     0.866    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X11Y49         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.269     0.597    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.075     0.672    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.597     0.597    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X9Y49          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     0.738 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.793    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][6]
    SLICE_X9Y49          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.866     0.866    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X9Y49          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.269     0.597    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.075     0.672    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.626     0.626    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X7Y49          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.767 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.822    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X7Y49          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.895     0.895    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X7Y49          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.269     0.626    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.075     0.701    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.597     0.597    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X11Y48         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.793    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][8]
    SLICE_X11Y48         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.866     0.866    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X11Y48         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.269     0.597    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.075     0.672    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.626     0.626    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y47          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     0.767 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.822    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X3Y47          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.896     0.896    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y47          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.270     0.626    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.075     0.701    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.626     0.626    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y49          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     0.767 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.822    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X5Y49          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.895     0.895    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y49          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.269     0.626    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.075     0.701    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74_system_clk_wiz_1_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.576     0.576    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X29Y54         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.773    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X29Y54         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.945     0.945    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.844     0.844    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X29Y54         FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.576    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.075     0.651    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_74_system_clk_wiz_1_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y9      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y18   system_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X12Y46     system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X28Y53     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X28Y53     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X28Y53     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X28Y53     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X29Y54     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X29Y54     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X26Y53     system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X26Y53     system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X11Y47     system_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y48      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y48      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y48      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y48      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y47      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y47      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X9Y48      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg_dc/reg_out_i_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X26Y53     system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X26Y53     system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X28Y53     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X28Y53     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X28Y53     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X28Y53     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X29Y54     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X29Y54     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X29Y54     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X29Y54     system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_1_0
  To Clock:  clkfbout_system_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_1_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y19   system_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_150_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      998.726ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.726ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.666%)  route 0.587ns (58.334%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y58         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X88Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.587     1.006    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X89Y58         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X89Y58         FDRE (Setup_fdre_C_D)       -0.268   999.732    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                998.726    

Slack (MET) :             998.732ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.050ns  (logic 0.419ns (39.906%)  route 0.631ns (60.094%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y79        FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X101Y79        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.631     1.050    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X104Y79        FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X104Y79        FDRE (Setup_fdre_C_D)       -0.218   999.782    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                998.732    

Slack (MET) :             998.817ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.964ns  (logic 0.419ns (43.446%)  route 0.545ns (56.554%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y58         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X88Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.545     0.964    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X92Y58         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X92Y58         FDRE (Setup_fdre_C_D)       -0.219   999.781    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.781    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                998.817    

Slack (MET) :             998.861ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.759%)  route 0.636ns (58.241%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y79        FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X101Y79        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.636     1.092    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X100Y79        FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X100Y79        FDRE (Setup_fdre_C_D)       -0.047   999.953    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                998.861    

Slack (MET) :             999.011ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.774ns  (logic 0.419ns (54.152%)  route 0.355ns (45.848%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y79        FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X101Y79        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.355     0.774    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X100Y79        FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X100Y79        FDRE (Setup_fdre_C_D)       -0.215   999.785    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.785    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                999.011    

Slack (MET) :             999.018ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.774%)  route 0.479ns (51.226%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y79        FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X101Y79        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.479     0.935    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X104Y79        FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X104Y79        FDRE (Setup_fdre_C_D)       -0.047   999.953    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                999.018    

Slack (MET) :             999.056ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.726ns  (logic 0.419ns (57.731%)  route 0.307ns (42.269%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.307     0.726    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X92Y58         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X92Y58         FDRE (Setup_fdre_C_D)       -0.218   999.782    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                999.056    

Slack (MET) :             999.150ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.779ns  (logic 0.518ns (66.487%)  route 0.261ns (33.513%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y80        FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X102Y80        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.261     0.779    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X103Y80        FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X103Y80        FDRE (Setup_fdre_C_D)       -0.071   999.929    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.929    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                999.150    

Slack (MET) :             999.150ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.755ns  (logic 0.456ns (60.417%)  route 0.299ns (39.583%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y58         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X88Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.299     0.755    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X89Y58         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X89Y58         FDRE (Setup_fdre_C_D)       -0.095   999.905    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                999.150    

Slack (MET) :             999.300ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.607ns  (logic 0.456ns (75.132%)  route 0.151ns (24.868%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y58         FDRE                         0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X88Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.151     0.607    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X89Y58         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X89Y58         FDRE (Setup_fdre_C_D)       -0.093   999.907    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                999.300    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_system_clk_wiz_0_0
  To Clock:  clk_150_system_clk_wiz_0_0

Setup :           34  Failing Endpoints,  Worst Slack       -0.764ns,  Total Violation       -7.154ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.764ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/AXIvideo2Mat_U0/AXI_video_strm_V_dest_V_0_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 0.580ns (8.442%)  route 6.290ns (91.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.316ns = ( 12.983 - 6.667 ) 
    Source Clock Delay      (SCD):    7.063ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.716     7.063    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X84Y66         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.456     7.519 r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=137, routed)         6.290    13.809    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_rst_n
    SLICE_X50Y40         LUT5 (Prop_lut5_I2_O)        0.124    13.933 r  system_i/video_scaler_b/U0/AXIvideo2Mat_U0/AXI_video_strm_V_dest_V_0_state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.933    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0
    SLICE_X50Y40         FDRE                                         r  system_i/video_scaler_b/U0/AXIvideo2Mat_U0/AXI_video_strm_V_dest_V_0_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.477    12.983    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_clk
    SLICE_X50Y40         FDRE                                         r  system_i/video_scaler_b/U0/AXIvideo2Mat_U0/AXI_video_strm_V_dest_V_0_state_reg[0]/C
                         clock pessimism              0.334    13.317    
                         clock uncertainty           -0.227    13.090    
    SLICE_X50Y40         FDRE (Setup_fdre_C_D)        0.079    13.169    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/AXI_video_strm_V_dest_V_0_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.169    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                 -0.764    

Slack (VIOLATED) :        -0.758ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp2_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 0.580ns (8.522%)  route 6.226ns (91.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.306ns = ( 12.973 - 6.667 ) 
    Source Clock Delay      (SCD):    7.063ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.716     7.063    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X84Y66         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.456     7.519 r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=137, routed)         6.226    13.745    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_rst_n
    SLICE_X51Y28         LUT6 (Prop_lut6_I1_O)        0.124    13.869 r  system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp2_iter1_i_1/O
                         net (fo=1, routed)           0.000    13.869    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp2_iter1_i_1_n_0
    SLICE_X51Y28         FDRE                                         r  system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp2_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.467    12.973    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_clk
    SLICE_X51Y28         FDRE                                         r  system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp2_iter1_reg/C
                         clock pessimism              0.334    13.307    
                         clock uncertainty           -0.227    13.080    
    SLICE_X51Y28         FDRE (Setup_fdre_C_D)        0.031    13.111    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp2_iter1_reg
  -------------------------------------------------------------------
                         required time                         13.111    
                         arrival time                         -13.869    
  -------------------------------------------------------------------
                         slack                                 -0.758    

Slack (VIOLATED) :        -0.629ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp1_iter0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 0.580ns (8.666%)  route 6.113ns (91.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.324ns = ( 12.991 - 6.667 ) 
    Source Clock Delay      (SCD):    7.063ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.716     7.063    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X84Y66         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.456     7.519 r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=137, routed)         6.113    13.632    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_rst_n
    SLICE_X49Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.756 r  system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp1_iter0_i_1/O
                         net (fo=1, routed)           0.000    13.756    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp1_iter0_i_1_n_0
    SLICE_X49Y35         FDRE                                         r  system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp1_iter0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.485    12.991    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_clk
    SLICE_X49Y35         FDRE                                         r  system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp1_iter0_reg/C
                         clock pessimism              0.334    13.325    
                         clock uncertainty           -0.227    13.098    
    SLICE_X49Y35         FDRE (Setup_fdre_C_D)        0.029    13.127    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp1_iter0_reg
  -------------------------------------------------------------------
                         required time                         13.127    
                         arrival time                         -13.756    
  -------------------------------------------------------------------
                         slack                                 -0.629    

Slack (VIOLATED) :        -0.615ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AXI_GammaCorrection_B/U0/m_axis_video_tuser_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 0.580ns (8.632%)  route 6.139ns (91.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.316ns = ( 12.983 - 6.667 ) 
    Source Clock Delay      (SCD):    7.063ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.716     7.063    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X84Y66         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.456     7.519 r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=137, routed)         6.139    13.658    system_i/AXI_GammaCorrection_B/U0/sStreamReset_n
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.124    13.782 r  system_i/AXI_GammaCorrection_B/U0/m_axis_video_tuser_i_1/O
                         net (fo=1, routed)           0.000    13.782    system_i/AXI_GammaCorrection_B/U0/m_axis_video_tuser_i_1_n_0
    SLICE_X50Y40         FDRE                                         r  system_i/AXI_GammaCorrection_B/U0/m_axis_video_tuser_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.477    12.983    system_i/AXI_GammaCorrection_B/U0/StreamClk
    SLICE_X50Y40         FDRE                                         r  system_i/AXI_GammaCorrection_B/U0/m_axis_video_tuser_reg/C
                         clock pessimism              0.334    13.317    
                         clock uncertainty           -0.227    13.090    
    SLICE_X50Y40         FDRE (Setup_fdre_C_D)        0.077    13.167    system_i/AXI_GammaCorrection_B/U0/m_axis_video_tuser_reg
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                         -13.782    
  -------------------------------------------------------------------
                         slack                                 -0.615    

Slack (VIOLATED) :        -0.608ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AXI_GammaCorrection_B/U0/sAXI_OutputValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 0.580ns (8.636%)  route 6.136ns (91.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.316ns = ( 12.983 - 6.667 ) 
    Source Clock Delay      (SCD):    7.063ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.716     7.063    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X84Y66         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.456     7.519 r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=137, routed)         6.136    13.655    system_i/AXI_GammaCorrection_B/U0/sStreamReset_n
    SLICE_X50Y40         LUT4 (Prop_lut4_I3_O)        0.124    13.779 r  system_i/AXI_GammaCorrection_B/U0/sAXI_OutputValid_i_1/O
                         net (fo=1, routed)           0.000    13.779    system_i/AXI_GammaCorrection_B/U0/sAXI_OutputValid_i_1_n_0
    SLICE_X50Y40         FDRE                                         r  system_i/AXI_GammaCorrection_B/U0/sAXI_OutputValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.477    12.983    system_i/AXI_GammaCorrection_B/U0/StreamClk
    SLICE_X50Y40         FDRE                                         r  system_i/AXI_GammaCorrection_B/U0/sAXI_OutputValid_reg/C
                         clock pessimism              0.334    13.317    
                         clock uncertainty           -0.227    13.090    
    SLICE_X50Y40         FDRE (Setup_fdre_C_D)        0.081    13.171    system_i/AXI_GammaCorrection_B/U0/sAXI_OutputValid_reg
  -------------------------------------------------------------------
                         required time                         13.171    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                 -0.608    

Slack (VIOLATED) :        -0.603ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp1_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 0.580ns (8.698%)  route 6.088ns (91.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.323ns = ( 12.990 - 6.667 ) 
    Source Clock Delay      (SCD):    7.063ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.716     7.063    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X84Y66         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.456     7.519 r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=137, routed)         6.088    13.607    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_rst_n
    SLICE_X49Y34         LUT6 (Prop_lut6_I2_O)        0.124    13.731 r  system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp1_iter1_i_1/O
                         net (fo=1, routed)           0.000    13.731    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp1_iter1_i_1_n_0
    SLICE_X49Y34         FDRE                                         r  system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp1_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.484    12.990    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_clk
    SLICE_X49Y34         FDRE                                         r  system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp1_iter1_reg/C
                         clock pessimism              0.334    13.324    
                         clock uncertainty           -0.227    13.097    
    SLICE_X49Y34         FDRE (Setup_fdre_C_D)        0.031    13.128    system_i/video_scaler_b/U0/AXIvideo2Mat_U0/ap_enable_reg_pp1_iter1_reg
  -------------------------------------------------------------------
                         required time                         13.128    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                 -0.603    

Slack (VIOLATED) :        -0.483ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/img_in_data_stream_2_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 0.580ns (8.794%)  route 6.015ns (91.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.324ns = ( 12.991 - 6.667 ) 
    Source Clock Delay      (SCD):    7.063ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.716     7.063    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X84Y66         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.456     7.519 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=137, routed)         6.015    13.534    system_i/video_scaler_b/U0/img_in_data_stream_2_U/ap_rst_n
    SLICE_X36Y16         LUT6 (Prop_lut6_I5_O)        0.124    13.658 r  system_i/video_scaler_b/U0/img_in_data_stream_2_U/internal_full_n_i_1/O
                         net (fo=1, routed)           0.000    13.658    system_i/video_scaler_b/U0/img_in_data_stream_2_U/internal_full_n_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  system_i/video_scaler_b/U0/img_in_data_stream_2_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.485    12.991    system_i/video_scaler_b/U0/img_in_data_stream_2_U/ap_clk
    SLICE_X36Y16         FDRE                                         r  system_i/video_scaler_b/U0/img_in_data_stream_2_U/internal_full_n_reg/C
                         clock pessimism              0.334    13.325    
                         clock uncertainty           -0.227    13.098    
    SLICE_X36Y16         FDRE (Setup_fdre_C_D)        0.077    13.175    system_i/video_scaler_b/U0/img_in_data_stream_2_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                         13.175    
                         arrival time                         -13.658    
  -------------------------------------------------------------------
                         slack                                 -0.483    

Slack (VIOLATED) :        -0.384ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/img_in_data_stream_1_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 0.580ns (8.992%)  route 5.870ns (91.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.324ns = ( 12.991 - 6.667 ) 
    Source Clock Delay      (SCD):    7.063ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.716     7.063    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X84Y66         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.456     7.519 r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=137, routed)         5.870    13.389    system_i/video_scaler_b/U0/img_in_data_stream_1_U/ap_rst_n
    SLICE_X33Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.513 r  system_i/video_scaler_b/U0/img_in_data_stream_1_U/internal_empty_n_i_1__0/O
                         net (fo=1, routed)           0.000    13.513    system_i/video_scaler_b/U0/img_in_data_stream_1_U/internal_empty_n_i_1__0_n_0
    SLICE_X33Y16         FDRE                                         r  system_i/video_scaler_b/U0/img_in_data_stream_1_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.485    12.991    system_i/video_scaler_b/U0/img_in_data_stream_1_U/ap_clk
    SLICE_X33Y16         FDRE                                         r  system_i/video_scaler_b/U0/img_in_data_stream_1_U/internal_empty_n_reg/C
                         clock pessimism              0.334    13.325    
                         clock uncertainty           -0.227    13.098    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)        0.031    13.129    system_i/video_scaler_b/U0/img_in_data_stream_1_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                         13.129    
                         arrival time                         -13.513    
  -------------------------------------------------------------------
                         slack                                 -0.384    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/img_in_data_stream_0_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 0.580ns (9.019%)  route 5.851ns (90.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.325ns = ( 12.992 - 6.667 ) 
    Source Clock Delay      (SCD):    7.063ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.716     7.063    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X84Y66         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.456     7.519 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=137, routed)         5.851    13.370    system_i/video_scaler_b/U0/img_in_data_stream_0_U/ap_rst_n
    SLICE_X34Y16         LUT6 (Prop_lut6_I5_O)        0.124    13.494 r  system_i/video_scaler_b/U0/img_in_data_stream_0_U/internal_full_n_i_1__1/O
                         net (fo=1, routed)           0.000    13.494    system_i/video_scaler_b/U0/img_in_data_stream_0_U/internal_full_n_i_1__1_n_0
    SLICE_X34Y16         FDRE                                         r  system_i/video_scaler_b/U0/img_in_data_stream_0_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.486    12.992    system_i/video_scaler_b/U0/img_in_data_stream_0_U/ap_clk
    SLICE_X34Y16         FDRE                                         r  system_i/video_scaler_b/U0/img_in_data_stream_0_U/internal_full_n_reg/C
                         clock pessimism              0.334    13.326    
                         clock uncertainty           -0.227    13.099    
    SLICE_X34Y16         FDRE (Setup_fdre_C_D)        0.077    13.176    system_i/video_scaler_b/U0/img_in_data_stream_0_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                         13.176    
                         arrival time                         -13.494    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/img_in_data_stream_2_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.383ns  (logic 0.580ns (9.086%)  route 5.803ns (90.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.324ns = ( 12.991 - 6.667 ) 
    Source Clock Delay      (SCD):    7.063ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.716     7.063    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X84Y66         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDRE (Prop_fdre_C_Q)         0.456     7.519 r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=137, routed)         5.803    13.322    system_i/video_scaler_b/U0/img_in_data_stream_2_U/ap_rst_n
    SLICE_X33Y16         LUT6 (Prop_lut6_I2_O)        0.124    13.446 r  system_i/video_scaler_b/U0/img_in_data_stream_2_U/internal_empty_n_i_1/O
                         net (fo=1, routed)           0.000    13.446    system_i/video_scaler_b/U0/img_in_data_stream_2_U/internal_empty_n_i_1_n_0
    SLICE_X33Y16         FDRE                                         r  system_i/video_scaler_b/U0/img_in_data_stream_2_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.485    12.991    system_i/video_scaler_b/U0/img_in_data_stream_2_U/ap_clk
    SLICE_X33Y16         FDRE                                         r  system_i/video_scaler_b/U0/img_in_data_stream_2_U/internal_empty_n_reg/C
                         clock pessimism              0.334    13.325    
                         clock uncertainty           -0.227    13.098    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)        0.032    13.130    system_i/video_scaler_b/U0/img_in_data_stream_2_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                         13.130    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                 -0.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.186ns (24.706%)  route 0.567ns (75.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.574     2.139    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X65Y68         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     2.280 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/Q
                         net (fo=35, routed)          0.567     2.847    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/s_axi_ctrl_ARADDR[3]
    SLICE_X64Y65         LUT6 (Prop_lut6_I2_O)        0.045     2.892 r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.892    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data[6]_i_1_n_0
    SLICE_X64Y65         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.844     2.764    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X64Y65         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[6]/C
                         clock pessimism             -0.305     2.458    
                         clock uncertainty            0.227     2.686    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.092     2.778    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.186ns (23.664%)  route 0.600ns (76.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.575     2.140    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X88Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.141     2.281 f  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/Q
                         net (fo=7, routed)           0.600     2.881    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/s_axi_ctrl_ARADDR[2]
    SLICE_X95Y70         LUT5 (Prop_lut5_I3_O)        0.045     2.926 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.926    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data[0]
    SLICE_X95Y70         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.868     2.788    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X95Y70         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[0]/C
                         clock pessimism             -0.305     2.483    
                         clock uncertainty            0.227     2.710    
    SLICE_X95Y70         FDRE (Hold_fdre_C_D)         0.091     2.801    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.926    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.188ns (23.154%)  route 0.624ns (76.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.573     2.138    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X64Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.141     2.279 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/Q
                         net (fo=5, routed)           0.624     2.903    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/s_axi_ctrl_WDATA[7]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.047     2.950 r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_height[7]_i_1/O
                         net (fo=1, routed)           0.000     2.950    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/or[7]
    SLICE_X62Y66         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.843     2.763    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X62Y66         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[7]/C
                         clock pessimism             -0.305     2.457    
                         clock uncertainty            0.227     2.685    
    SLICE_X62Y66         FDRE (Hold_fdre_C_D)         0.131     2.816    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_width_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.250ns (30.832%)  route 0.561ns (69.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.596     2.161    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X96Y74         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_fdre_C_Q)         0.148     2.309 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/Q
                         net (fo=32, routed)          0.561     2.870    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/s_axi_ctrl_WSTRB[3]
    SLICE_X98Y74         LUT3 (Prop_lut3_I1_O)        0.102     2.972 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_width[27]_i_1/O
                         net (fo=1, routed)           0.000     2.972    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/or0_out[27]
    SLICE_X98Y74         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_width_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.864     2.784    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X98Y74         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_width_reg[27]/C
                         clock pessimism             -0.305     2.478    
                         clock uncertainty            0.227     2.706    
    SLICE_X98Y74         FDRE (Hold_fdre_C_D)         0.131     2.837    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_width_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.185ns (23.500%)  route 0.602ns (76.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.571     2.136    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X60Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.141     2.277 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/Q
                         net (fo=4, routed)           0.602     2.879    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/s_axi_ctrl_WDATA[21]
    SLICE_X60Y70         LUT3 (Prop_lut3_I0_O)        0.044     2.923 r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_height[21]_i_1/O
                         net (fo=1, routed)           0.000     2.923    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/or[21]
    SLICE_X60Y70         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.839     2.759    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X60Y70         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[21]/C
                         clock pessimism             -0.305     2.454    
                         clock uncertainty            0.227     2.681    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.107     2.788    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.209ns (27.847%)  route 0.542ns (72.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.765ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.599     2.164    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X96Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y71         FDRE (Prop_fdre_C_Q)         0.164     2.328 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/Q
                         net (fo=6, routed)           0.542     2.870    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/s_axi_ctrl_WDATA[1]
    SLICE_X87Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.915 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_ier[1]_i_1/O
                         net (fo=1, routed)           0.000     2.915    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_ier[1]_i_1_n_0
    SLICE_X87Y69         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.845     2.765    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X87Y69         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_ier_reg[1]/C
                         clock pessimism             -0.305     2.460    
                         clock uncertainty            0.227     2.687    
    SLICE_X87Y69         FDRE (Hold_fdre_C_D)         0.092     2.779    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_ier_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.779    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_auto_restart_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.955%)  route 0.590ns (76.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.573     2.138    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X64Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.141     2.279 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/Q
                         net (fo=5, routed)           0.590     2.870    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/s_axi_ctrl_WDATA[7]
    SLICE_X64Y66         LUT6 (Prop_lut6_I0_O)        0.045     2.915 r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.000     2.915    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_auto_restart_i_1_n_0
    SLICE_X64Y66         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.843     2.763    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X64Y66         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_auto_restart_reg/C
                         clock pessimism             -0.305     2.457    
                         clock uncertainty            0.227     2.685    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.092     2.777    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_auto_restart_reg
  -------------------------------------------------------------------
                         required time                         -2.777    
                         arrival time                           2.915    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.259%)  route 0.614ns (76.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.575     2.140    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X88Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.141     2.281 f  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/Q
                         net (fo=6, routed)           0.614     2.895    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/s_axi_ctrl_ARADDR[1]
    SLICE_X95Y71         LUT6 (Prop_lut6_I5_O)        0.045     2.940 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.940    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data[3]_i_1_n_0
    SLICE_X95Y71         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.867     2.787    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X95Y71         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[3]/C
                         clock pessimism             -0.305     2.482    
                         clock uncertainty            0.227     2.709    
    SLICE_X95Y71         FDRE (Hold_fdre_C_D)         0.092     2.801    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.185ns (22.611%)  route 0.633ns (77.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.573     2.138    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X65Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141     2.279 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/Q
                         net (fo=33, routed)          0.633     2.912    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/s_axi_ctrl_WSTRB[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I1_O)        0.044     2.956 r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_height[5]_i_1/O
                         net (fo=1, routed)           0.000     2.956    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/or[5]
    SLICE_X62Y66         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.843     2.763    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X62Y66         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[5]/C
                         clock pessimism             -0.305     2.457    
                         clock uncertainty            0.227     2.685    
    SLICE_X62Y66         FDRE (Hold_fdre_C_D)         0.131     2.816    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_50_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.247ns (31.761%)  route 0.531ns (68.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.596     2.161    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X96Y74         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_fdre_C_Q)         0.148     2.309 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/Q
                         net (fo=4, routed)           0.531     2.840    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/s_axi_ctrl_WDATA[30]
    SLICE_X99Y74         LUT3 (Prop_lut3_I0_O)        0.099     2.939 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_height[30]_i_1/O
                         net (fo=1, routed)           0.000     2.939    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/or[30]
    SLICE_X99Y74         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.864     2.784    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X99Y74         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[30]/C
                         clock pessimism             -0.305     2.478    
                         clock uncertainty            0.227     2.706    
    SLICE_X99Y74         FDRE (Hold_fdre_C_D)         0.092     2.798    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/int_out_height_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.798    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_74_system_clk_wiz_1_0
  To Clock:  clk_150_system_clk_wiz_0_0

Setup :          149  Failing Endpoints,  Worst Slack       -6.236ns,  Total Violation     -824.257ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.905ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.236ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        9.986ns  (logic 1.018ns (10.195%)  route 8.968ns (89.805%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        4.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.459ns = ( 666.459 - 660.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 661.690 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757   661.690    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518   662.208 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          5.229   667.437    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.152   667.589 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           2.135   669.724    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X12Y46         LUT4 (Prop_lut4_I0_O)        0.348   670.072 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.603   671.675    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.621   666.459    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.000   666.459    
                         clock uncertainty           -0.578   665.882    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   665.439    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                        665.439    
                         arrival time                        -671.675    
  -------------------------------------------------------------------
                         slack                                 -6.236    

Slack (VIOLATED) :        -6.166ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        10.394ns  (logic 0.890ns (8.563%)  route 9.504ns (91.437%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        4.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.414ns = ( 666.414 - 660.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 661.690 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757   661.690    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518   662.208 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          5.229   667.437    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.124   667.561 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          3.294   670.855    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/m_axis_video_TREADY
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124   670.979 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[0]_i_2__6/O
                         net (fo=1, routed)           0.981   671.960    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[0]_i_2__6_n_1
    SLICE_X12Y40         LUT5 (Prop_lut5_I3_O)        0.124   672.084 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[0]_i_1/O
                         net (fo=1, routed)           0.000   672.084    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[0]_i_1_n_1
    SLICE_X12Y40         FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.575   666.414    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/ap_clk
    SLICE_X12Y40         FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]/C
                         clock pessimism              0.000   666.414    
                         clock uncertainty           -0.578   665.836    
    SLICE_X12Y40         FDRE (Setup_fdre_C_D)        0.081   665.917    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]
  -------------------------------------------------------------------
                         required time                        665.917    
                         arrival time                        -672.083    
  -------------------------------------------------------------------
                         slack                                 -6.166    

Slack (VIOLATED) :        -6.056ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        10.237ns  (logic 0.642ns (6.272%)  route 9.595ns (93.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.417ns = ( 666.417 - 660.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 661.690 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757   661.690    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518   662.208 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          9.595   671.802    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X13Y47         LUT6 (Prop_lut6_I2_O)        0.124   671.926 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1/O
                         net (fo=1, routed)           0.000   671.926    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.578   666.417    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X13Y47         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
                         clock pessimism              0.000   666.417    
                         clock uncertainty           -0.578   665.839    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)        0.031   665.870    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]
  -------------------------------------------------------------------
                         required time                        665.870    
                         arrival time                        -671.926    
  -------------------------------------------------------------------
                         slack                                 -6.056    

Slack (VIOLATED) :        -6.035ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        10.217ns  (logic 1.266ns (12.391%)  route 8.951ns (87.609%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        4.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.417ns = ( 666.417 - 660.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 661.690 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757   661.690    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518   662.208 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          5.229   667.437    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.152   667.589 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           2.135   669.724    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X12Y46         LUT4 (Prop_lut4_I0_O)        0.348   670.072 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.006   671.078    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124   671.202 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.581   671.782    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2_n_0
    SLICE_X11Y45         LUT4 (Prop_lut4_I1_O)        0.124   671.906 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1/O
                         net (fo=1, routed)           0.000   671.906    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.578   666.417    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X11Y45         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/C
                         clock pessimism              0.000   666.417    
                         clock uncertainty           -0.578   665.839    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.032   665.871    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                        665.871    
                         arrival time                        -671.906    
  -------------------------------------------------------------------
                         slack                                 -6.035    

Slack (VIOLATED) :        -6.012ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        10.191ns  (logic 1.266ns (12.423%)  route 8.925ns (87.577%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        4.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.417ns = ( 666.417 - 660.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 661.690 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757   661.690    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518   662.208 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          5.229   667.437    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.152   667.589 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           2.135   669.724    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X12Y46         LUT4 (Prop_lut4_I0_O)        0.348   670.072 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          0.879   670.951    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.124   671.075 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.682   671.757    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X11Y45         LUT4 (Prop_lut4_I1_O)        0.124   671.881 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0/O
                         net (fo=1, routed)           0.000   671.881    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0_n_0
    SLICE_X11Y45         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.578   666.417    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X11Y45         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.000   666.417    
                         clock uncertainty           -0.578   665.839    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.029   665.868    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                        665.868    
                         arrival time                        -671.881    
  -------------------------------------------------------------------
                         slack                                 -6.012    

Slack (VIOLATED) :        -5.993ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        10.223ns  (logic 1.266ns (12.384%)  route 8.957ns (87.616%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        4.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.416ns = ( 666.416 - 660.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 661.690 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757   661.690    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518   662.208 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          5.229   667.437    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.152   667.589 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           2.135   669.724    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X12Y46         LUT4 (Prop_lut4_I0_O)        0.348   670.072 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.006   671.078    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124   671.202 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.587   671.789    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2_n_0
    SLICE_X12Y45         LUT6 (Prop_lut6_I2_O)        0.124   671.913 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_1/O
                         net (fo=1, routed)           0.000   671.913    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_1_n_0
    SLICE_X12Y45         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.577   666.416    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X12Y45         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]/C
                         clock pessimism              0.000   666.416    
                         clock uncertainty           -0.578   665.838    
    SLICE_X12Y45         FDRE (Setup_fdre_C_D)        0.081   665.919    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                        665.919    
                         arrival time                        -671.912    
  -------------------------------------------------------------------
                         slack                                 -5.993    

Slack (VIOLATED) :        -5.985ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        10.210ns  (logic 1.259ns (12.331%)  route 8.951ns (87.669%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.417ns = ( 666.417 - 660.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 661.690 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757   661.690    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518   662.208 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          5.229   667.437    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.152   667.589 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           2.135   669.724    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X12Y46         LUT4 (Prop_lut4_I0_O)        0.348   670.072 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          1.006   671.078    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X12Y46         LUT6 (Prop_lut6_I3_O)        0.124   671.202 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.581   671.782    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[9]_i_2_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I1_O)        0.117   671.899 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_1/O
                         net (fo=1, routed)           0.000   671.899    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_1_n_0
    SLICE_X11Y45         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.578   666.417    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X11Y45         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/C
                         clock pessimism              0.000   666.417    
                         clock uncertainty           -0.578   665.839    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.075   665.914    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                        665.914    
                         arrival time                        -671.899    
  -------------------------------------------------------------------
                         slack                                 -5.985    

Slack (VIOLATED) :        -5.960ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        10.185ns  (logic 1.260ns (12.371%)  route 8.925ns (87.629%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.417ns = ( 666.417 - 660.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 661.690 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757   661.690    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518   662.208 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          5.229   667.437    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.152   667.589 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/wr_en_i/O
                         net (fo=5, routed)           2.135   669.724    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X12Y46         LUT4 (Prop_lut4_I0_O)        0.348   670.072 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=35, routed)          0.879   670.951    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.124   671.075 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.682   671.757    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X11Y45         LUT5 (Prop_lut5_I1_O)        0.118   671.875 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0/O
                         net (fo=1, routed)           0.000   671.875    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_0
    SLICE_X11Y45         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.578   666.417    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X11Y45         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.000   666.417    
                         clock uncertainty           -0.578   665.839    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.075   665.914    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                        665.914    
                         arrival time                        -671.875    
  -------------------------------------------------------------------
                         slack                                 -5.960    

Slack (VIOLATED) :        -5.916ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        10.095ns  (logic 0.642ns (6.359%)  route 9.453ns (93.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.417ns = ( 666.417 - 660.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 661.690 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757   661.690    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518   662.208 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          9.453   671.661    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X13Y49         LUT4 (Prop_lut4_I2_O)        0.124   671.785 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2/O
                         net (fo=1, routed)           0.000   671.785    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0
    SLICE_X13Y49         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.578   666.417    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X13Y49         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
                         clock pessimism              0.000   666.417    
                         clock uncertainty           -0.578   665.839    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)        0.029   665.868    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]
  -------------------------------------------------------------------
                         required time                        665.868    
                         arrival time                        -671.785    
  -------------------------------------------------------------------
                         slack                                 -5.916    

Slack (VIOLATED) :        -5.899ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.067ns  (clk_150_system_clk_wiz_0_0 rise@660.000ns - clk_74_system_clk_wiz_1_0 rise@659.933ns)
  Data Path Delay:        10.125ns  (logic 0.642ns (6.341%)  route 9.483ns (93.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.417ns = ( 666.417 - 660.000 ) 
    Source Clock Delay      (SCD):    1.757ns = ( 661.690 - 659.933 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                    659.933   659.933 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   659.933 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.980   661.913    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287   657.626 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   659.832    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   659.933 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.757   661.690    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518   662.208 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          9.483   671.691    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/rst
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.124   671.815 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000   671.815    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_n_10
    SLICE_X14Y47         FDSE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                    660.000   660.000 r  
    PS7_X0Y0             PS7                          0.000   660.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   661.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   661.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133   661.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570   662.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   663.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   664.748    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   664.839 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.578   666.417    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X14Y47         FDSE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
                         clock pessimism              0.000   666.417    
                         clock uncertainty           -0.578   665.839    
    SLICE_X14Y47         FDSE (Setup_fdse_C_D)        0.077   665.916    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                        665.916    
                         arrival time                        -671.815    
  -------------------------------------------------------------------
                         slack                                 -5.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 0.618ns (8.496%)  route 6.656ns (91.504%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        5.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.102ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.770     1.770    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         1.580     1.580    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.418     1.998 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          4.008     6.007    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X13Y48         LUT6 (Prop_lut6_I2_O)        0.100     6.107 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2/O
                         net (fo=1, routed)           2.648     8.754    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0
    SLICE_X13Y48         LUT5 (Prop_lut5_I0_O)        0.100     8.854 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.854    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.755     7.102    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X13Y48         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism              0.000     7.102    
                         clock uncertainty            0.578     7.680    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.270     7.950    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.950    
                         arrival time                           8.854    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             1.020ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.254ns (6.552%)  route 3.623ns (93.448%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.596     0.596    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164     0.760 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.227     2.987    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.045     3.032 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          1.396     4.428    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X11Y44         LUT6 (Prop_lut6_I4_O)        0.045     4.473 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.473    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[0]_i_1_n_1
    SLICE_X11Y44         FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.863     2.783    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ap_clk
    SLICE_X11Y44         FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     2.783    
                         clock uncertainty            0.578     3.361    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.092     3.453    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.453    
                         arrival time                           4.473    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.253ns (6.439%)  route 3.676ns (93.561%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.596     0.596    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164     0.760 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.227     2.987    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.045     3.032 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          1.449     4.481    system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/m_axis_video_TREADY
    SLICE_X12Y42         LUT4 (Prop_lut4_I3_O)        0.044     4.525 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.000     4.525    system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int[1]_i_1_n_1
    SLICE_X12Y42         FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.862     2.782    system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/ap_clk
    SLICE_X12Y42         FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000     2.782    
                         clock uncertainty            0.578     3.360    
    SLICE_X12Y42         FDRE (Hold_fdre_C_D)         0.132     3.492    system_i/incrust_0/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.492    
                         arrival time                           4.525    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.299ns (7.671%)  route 3.599ns (92.329%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.596     0.596    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164     0.760 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.227     2.987    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.045     3.032 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          0.979     4.011    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X14Y44         LUT4 (Prop_lut4_I2_O)        0.045     4.056 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ap_CS_fsm[2]_i_3/O
                         net (fo=1, routed)           0.392     4.448    system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ap_CS_fsm_reg[2]
    SLICE_X15Y44         LUT5 (Prop_lut5_I2_O)        0.045     4.493 r  system_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     4.493    system_i/incrust_0/U0/ap_NS_fsm[2]
    SLICE_X15Y44         FDRE                                         r  system_i/incrust_0/U0/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.863     2.783    system_i/incrust_0/U0/ap_clk
    SLICE_X15Y44         FDRE                                         r  system_i/incrust_0/U0/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     2.783    
                         clock uncertainty            0.578     3.361    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.092     3.453    system_i/incrust_0/U0/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.453    
                         arrival time                           4.493    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.044ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.254ns (6.466%)  route 3.674ns (93.534%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.596     0.596    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164     0.760 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.227     2.987    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.045     3.032 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          1.447     4.479    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X12Y42         LUT4 (Prop_lut4_I1_O)        0.045     4.524 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     4.524    system_i/incrust_0/U0/ap_NS_fsm[0]
    SLICE_X12Y42         FDSE                                         r  system_i/incrust_0/U0/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.862     2.782    system_i/incrust_0/U0/ap_clk
    SLICE_X12Y42         FDSE                                         r  system_i/incrust_0/U0/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     2.782    
                         clock uncertainty            0.578     3.360    
    SLICE_X12Y42         FDSE (Hold_fdse_C_D)         0.120     3.480    system_i/incrust_0/U0/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           4.524    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.254ns (6.508%)  route 3.649ns (93.492%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.596     0.596    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164     0.760 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.227     2.987    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.045     3.032 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          1.422     4.454    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/m_axis_video_TREADY
    SLICE_X11Y44         LUT5 (Prop_lut5_I3_O)        0.045     4.499 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.499    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg[1]_i_1_n_1
    SLICE_X11Y44         FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.863     2.783    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ap_clk
    SLICE_X11Y44         FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000     2.783    
                         clock uncertainty            0.578     3.361    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.092     3.453    system_i/incrust_0/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.453    
                         arrival time                           4.499    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.254ns (6.483%)  route 3.664ns (93.517%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.596     0.596    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164     0.760 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.227     2.987    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.045     3.032 f  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          1.437     4.469    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/m_axis_video_TREADY
    SLICE_X11Y44         LUT5 (Prop_lut5_I1_O)        0.045     4.514 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.514    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count[0]_i_1_n_1
    SLICE_X11Y44         FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.863     2.783    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ap_clk
    SLICE_X11Y44         FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
                         clock pessimism              0.000     2.783    
                         clock uncertainty            0.578     3.361    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.091     3.452    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.452    
                         arrival time                           4.514    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.254ns (6.480%)  route 3.666ns (93.520%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.596     0.596    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164     0.760 f  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.349     3.108    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X15Y47         LUT2 (Prop_lut2_I1_O)        0.045     3.153 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_2/O
                         net (fo=1, routed)           1.317     4.471    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i__0
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.045     4.516 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     4.516    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1_n_0
    SLICE_X15Y47         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.864     2.784    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X15Y47         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                         clock pessimism              0.000     2.784    
                         clock uncertainty            0.578     3.362    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.091     3.453    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -3.453    
                         arrival time                           4.516    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.254ns (6.634%)  route 3.575ns (93.366%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.596     0.596    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164     0.760 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.227     2.987    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.045     3.032 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          0.854     3.886    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/m_axis_video_TREADY
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.931 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int[23]_i_2/O
                         net (fo=25, routed)          0.493     4.424    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int[23]_i_2_n_1
    SLICE_X16Y45         FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.863     2.783    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X16Y45         FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[10]/C
                         clock pessimism              0.000     2.783    
                         clock uncertainty            0.578     3.361    
    SLICE_X16Y45         FDRE (Hold_fdre_C_CE)       -0.016     3.345    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           4.424    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_150_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_74_system_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.254ns (6.634%)  route 3.575ns (93.366%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.452ns
    Phase Error              (PE):    0.349ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74_system_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.672     0.672    system_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    system_i/clk_wiz_1/inst/clk_74_system_clk_wiz_1_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=428, routed)         0.596     0.596    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X12Y46         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164     0.760 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.227     2.987    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X12Y46         LUT3 (Prop_lut3_I1_O)        0.045     3.032 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=15, routed)          0.854     3.886    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/m_axis_video_TREADY
    SLICE_X17Y46         LUT2 (Prop_lut2_I1_O)        0.045     3.931 r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int[23]_i_2/O
                         net (fo=25, routed)          0.493     4.424    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int[23]_i_2_n_1
    SLICE_X16Y45         FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.863     2.783    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X16Y45         FDRE                                         r  system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[18]/C
                         clock pessimism              0.000     2.783    
                         clock uncertainty            0.578     3.361    
    SLICE_X16Y45         FDRE (Hold_fdre_C_CE)       -0.016     3.345    system_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           4.424    
  -------------------------------------------------------------------
                         slack                                  1.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_150_system_clk_wiz_0_0
  To Clock:  clk_50_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 system_i/rst_system_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        4.522ns  (logic 0.580ns (12.825%)  route 3.942ns (87.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.372ns = ( 26.372 - 20.000 ) 
    Source Clock Delay      (SCD):    7.092ns = ( 20.425 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.745    20.425    system_i/rst_system_150M/U0/slowest_sync_clk
    SLICE_X28Y48         FDRE                                         r  system_i/rst_system_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456    20.881 r  system_i/rst_system_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          3.309    24.190    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_1
    SLICE_X85Y75         LUT2 (Prop_lut2_I0_O)        0.124    24.314 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_i_1/O
                         net (fo=2, routed)           0.633    24.948    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_i_1_n_0
    SLICE_X89Y76         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.534    26.372    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X89Y76         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/C
                         clock pessimism              0.334    26.707    
                         clock uncertainty           -0.227    26.479    
    SLICE_X89Y76         FDRE (Setup_fdre_C_D)       -0.067    26.412    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                         26.412    
                         arrival time                         -24.948    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 system_i/rst_system_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.894ns  (logic 0.605ns (15.536%)  route 3.289ns (84.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.375ns = ( 26.375 - 20.000 ) 
    Source Clock Delay      (SCD):    7.092ns = ( 20.425 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.745    20.425    system_i/rst_system_150M/U0/slowest_sync_clk
    SLICE_X28Y48         FDRE                                         r  system_i/rst_system_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456    20.881 r  system_i/rst_system_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.883    23.764    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_1
    SLICE_X80Y69         LUT2 (Prop_lut2_I0_O)        0.149    23.913 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_i_1/O
                         net (fo=2, routed)           0.406    24.319    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_i_1_n_0
    SLICE_X80Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.537    26.375    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X80Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/C
                         clock pessimism              0.334    26.710    
                         clock uncertainty           -0.227    26.482    
    SLICE_X80Y69         FDRE (Setup_fdre_C_D)       -0.255    26.227    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                         26.227    
                         arrival time                         -24.319    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 system_i/rst_system_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.980ns  (logic 0.580ns (14.574%)  route 3.400ns (85.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.370ns = ( 26.370 - 20.000 ) 
    Source Clock Delay      (SCD):    7.092ns = ( 20.425 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.745    20.425    system_i/rst_system_150M/U0/slowest_sync_clk
    SLICE_X28Y48         FDRE                                         r  system_i/rst_system_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456    20.881 r  system_i/rst_system_150M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.984    23.865    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg_3
    SLICE_X85Y74         LUT2 (Prop_lut2_I1_O)        0.124    23.989 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_i_1/O
                         net (fo=2, routed)           0.416    24.405    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_i_1_n_0
    SLICE_X84Y74         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.532    26.370    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X84Y74         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/C
                         clock pessimism              0.334    26.705    
                         clock uncertainty           -0.227    26.477    
    SLICE_X84Y74         FDRE (Setup_fdre_C_D)       -0.067    26.410    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                         26.410    
                         arrival time                         -24.405    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.695ns  (logic 0.580ns (15.699%)  route 3.115ns (84.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.437ns = ( 26.437 - 20.000 ) 
    Source Clock Delay      (SCD):    7.052ns = ( 20.385 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.705    20.385    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X88Y74         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.456    20.841 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=14, routed)          1.612    22.453    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X86Y75         LUT4 (Prop_lut4_I1_O)        0.124    22.577 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.503    24.080    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X96Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.599    26.437    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X96Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]/C
                         clock pessimism              0.334    26.772    
                         clock uncertainty           -0.227    26.544    
    SLICE_X96Y71         FDRE (Setup_fdre_C_CE)      -0.169    26.375    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.375    
                         arrival time                         -24.080    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.695ns  (logic 0.580ns (15.699%)  route 3.115ns (84.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.437ns = ( 26.437 - 20.000 ) 
    Source Clock Delay      (SCD):    7.052ns = ( 20.385 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.705    20.385    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X88Y74         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.456    20.841 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=14, routed)          1.612    22.453    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X86Y75         LUT4 (Prop_lut4_I1_O)        0.124    22.577 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.503    24.080    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X96Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.599    26.437    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X96Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/C
                         clock pessimism              0.334    26.772    
                         clock uncertainty           -0.227    26.544    
    SLICE_X96Y71         FDRE (Setup_fdre_C_CE)      -0.169    26.375    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]
  -------------------------------------------------------------------
                         required time                         26.375    
                         arrival time                         -24.080    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.695ns  (logic 0.580ns (15.699%)  route 3.115ns (84.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.437ns = ( 26.437 - 20.000 ) 
    Source Clock Delay      (SCD):    7.052ns = ( 20.385 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.705    20.385    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X88Y74         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.456    20.841 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=14, routed)          1.612    22.453    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X86Y75         LUT4 (Prop_lut4_I1_O)        0.124    22.577 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.503    24.080    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X96Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.599    26.437    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X96Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
                         clock pessimism              0.334    26.772    
                         clock uncertainty           -0.227    26.544    
    SLICE_X96Y71         FDRE (Setup_fdre_C_CE)      -0.169    26.375    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]
  -------------------------------------------------------------------
                         required time                         26.375    
                         arrival time                         -24.080    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.695ns  (logic 0.580ns (15.699%)  route 3.115ns (84.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.437ns = ( 26.437 - 20.000 ) 
    Source Clock Delay      (SCD):    7.052ns = ( 20.385 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.705    20.385    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X88Y74         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.456    20.841 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=14, routed)          1.612    22.453    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X86Y75         LUT4 (Prop_lut4_I1_O)        0.124    22.577 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.503    24.080    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X96Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.599    26.437    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X96Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
                         clock pessimism              0.334    26.772    
                         clock uncertainty           -0.227    26.544    
    SLICE_X96Y71         FDRE (Setup_fdre_C_CE)      -0.169    26.375    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]
  -------------------------------------------------------------------
                         required time                         26.375    
                         arrival time                         -24.080    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.695ns  (logic 0.580ns (15.699%)  route 3.115ns (84.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.437ns = ( 26.437 - 20.000 ) 
    Source Clock Delay      (SCD):    7.052ns = ( 20.385 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.705    20.385    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X88Y74         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.456    20.841 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=14, routed)          1.612    22.453    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X86Y75         LUT4 (Prop_lut4_I1_O)        0.124    22.577 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.503    24.080    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X96Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.599    26.437    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X96Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
                         clock pessimism              0.334    26.772    
                         clock uncertainty           -0.227    26.544    
    SLICE_X96Y71         FDRE (Setup_fdre_C_CE)      -0.169    26.375    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]
  -------------------------------------------------------------------
                         required time                         26.375    
                         arrival time                         -24.080    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.695ns  (logic 0.580ns (15.699%)  route 3.115ns (84.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.437ns = ( 26.437 - 20.000 ) 
    Source Clock Delay      (SCD):    7.052ns = ( 20.385 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.705    20.385    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X88Y74         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.456    20.841 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=14, routed)          1.612    22.453    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X86Y75         LUT4 (Prop_lut4_I1_O)        0.124    22.577 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.503    24.080    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X96Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.599    26.437    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X96Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                         clock pessimism              0.334    26.772    
                         clock uncertainty           -0.227    26.544    
    SLICE_X96Y71         FDRE (Setup_fdre_C_CE)      -0.169    26.375    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]
  -------------------------------------------------------------------
                         required time                         26.375    
                         arrival time                         -24.080    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_50_system_clk_wiz_0_0 rise@20.000ns - clk_150_system_clk_wiz_0_0 rise@13.333ns)
  Data Path Delay:        3.695ns  (logic 0.580ns (15.699%)  route 3.115ns (84.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.437ns = ( 26.437 - 20.000 ) 
    Source Clock Delay      (SCD):    7.052ns = ( 20.385 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146    14.773    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    14.874 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    16.636    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.724 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    18.579    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.680 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.705    20.385    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X88Y74         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.456    20.841 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=14, routed)          1.612    22.453    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X86Y75         LUT4 (Prop_lut4_I1_O)        0.124    22.577 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.503    24.080    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X96Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133    21.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    22.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    24.748    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.839 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.599    26.437    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X96Y71         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
                         clock pessimism              0.334    26.772    
                         clock uncertainty           -0.227    26.544    
    SLICE_X96Y71         FDRE (Setup_fdre_C_CE)      -0.169    26.375    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]
  -------------------------------------------------------------------
                         required time                         26.375    
                         arrival time                         -24.080    
  -------------------------------------------------------------------
                         slack                                  2.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.120%)  route 0.404ns (65.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.576     2.141    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X66Y66         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDRE (Prop_fdre_C_Q)         0.164     2.305 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.249     2.554    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X67Y66         LUT4 (Prop_lut4_I0_O)        0.045     2.599 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[8]_i_1__0/O
                         net (fo=6, routed)           0.155     2.754    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X65Y68         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.841     2.761    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X65Y68         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/C
                         clock pessimism             -0.305     2.456    
                         clock uncertainty            0.227     2.683    
    SLICE_X65Y68         FDRE (Hold_fdre_C_CE)       -0.039     2.644    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.120%)  route 0.404ns (65.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.576     2.141    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X66Y66         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDRE (Prop_fdre_C_Q)         0.164     2.305 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.249     2.554    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X67Y66         LUT4 (Prop_lut4_I0_O)        0.045     2.599 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[8]_i_1__0/O
                         net (fo=6, routed)           0.155     2.754    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X65Y68         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.841     2.761    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X65Y68         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
                         clock pessimism             -0.305     2.456    
                         clock uncertainty            0.227     2.683    
    SLICE_X65Y68         FDRE (Hold_fdre_C_CE)       -0.039     2.644    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.120%)  route 0.404ns (65.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.576     2.141    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X66Y66         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDRE (Prop_fdre_C_Q)         0.164     2.305 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.249     2.554    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X67Y66         LUT4 (Prop_lut4_I0_O)        0.045     2.599 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[8]_i_1__0/O
                         net (fo=6, routed)           0.155     2.754    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X65Y68         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.841     2.761    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X65Y68         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
                         clock pessimism             -0.305     2.456    
                         clock uncertainty            0.227     2.683    
    SLICE_X65Y68         FDRE (Hold_fdre_C_CE)       -0.039     2.644    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.120%)  route 0.404ns (65.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.576     2.141    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X66Y66         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDRE (Prop_fdre_C_Q)         0.164     2.305 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.249     2.554    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X67Y66         LUT4 (Prop_lut4_I0_O)        0.045     2.599 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[8]_i_1__0/O
                         net (fo=6, routed)           0.155     2.754    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X65Y68         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.841     2.761    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X65Y68         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
                         clock pessimism             -0.305     2.456    
                         clock uncertainty            0.227     2.683    
    SLICE_X65Y68         FDRE (Hold_fdre_C_CE)       -0.039     2.644    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.120%)  route 0.404ns (65.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.576     2.141    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X66Y66         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDRE (Prop_fdre_C_Q)         0.164     2.305 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.249     2.554    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X67Y66         LUT4 (Prop_lut4_I0_O)        0.045     2.599 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[8]_i_1__0/O
                         net (fo=6, routed)           0.155     2.754    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X65Y68         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.841     2.761    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X65Y68         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                         clock pessimism             -0.305     2.456    
                         clock uncertainty            0.227     2.683    
    SLICE_X65Y68         FDRE (Hold_fdre_C_CE)       -0.039     2.644    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.120%)  route 0.404ns (65.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.576     2.141    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X66Y66         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDRE (Prop_fdre_C_Q)         0.164     2.305 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.249     2.554    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X67Y66         LUT4 (Prop_lut4_I0_O)        0.045     2.599 r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[8]_i_1__0/O
                         net (fo=6, routed)           0.155     2.754    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X65Y68         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.841     2.761    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X65Y68         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
                         clock pessimism             -0.305     2.456    
                         clock uncertainty            0.227     2.683    
    SLICE_X65Y68         FDRE (Hold_fdre_C_CE)       -0.039     2.644    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.446%)  route 0.623ns (81.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.574     2.139    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X56Y66         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.141     2.280 r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[9]/Q
                         net (fo=1, routed)           0.623     2.903    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[11]
    SLICE_X66Y74         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     2.754    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X66Y74         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
                         clock pessimism             -0.305     2.449    
                         clock uncertainty            0.227     2.676    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.089     2.765    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.796%)  route 0.630ns (77.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.572     2.137    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X88Y74         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.141     2.278 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=14, routed)          0.630     2.908    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X86Y75         LUT6 (Prop_lut6_I3_O)        0.045     2.953 r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__2/O
                         net (fo=1, routed)           0.000     2.953    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__2_n_0
    SLICE_X86Y75         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.839     2.759    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X86Y75         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism             -0.305     2.454    
                         clock uncertainty            0.227     2.681    
    SLICE_X86Y75         FDRE (Hold_fdre_C_D)         0.121     2.802    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.986%)  route 0.643ns (82.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.576     2.141    system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X65Y66         FDRE                                         r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     2.282 r  system_i/video_scaler_b/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[3]/Q
                         net (fo=1, routed)           0.643     2.925    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[5]
    SLICE_X82Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.844     2.764    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X82Y69         FDRE                                         r  system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
                         clock pessimism             -0.305     2.458    
                         clock uncertainty            0.227     2.686    
    SLICE_X82Y69         FDRE (Hold_fdre_C_D)         0.087     2.773    system_i/ps7_0_axi_periph/m11_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.164ns (21.876%)  route 0.586ns (78.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.598     2.163    system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/ap_clk
    SLICE_X98Y73         FDRE                                         r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDRE (Prop_fdre_C_Q)         0.164     2.327 r  system_i/video_scaler_a/U0/video_scaler_ctrl_s_axi_U/rdata_data_reg[17]/Q
                         net (fo=1, routed)           0.586     2.913    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[19]
    SLICE_X97Y77         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_50_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.866     2.786    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X97Y77         FDRE                                         r  system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/C
                         clock pessimism             -0.305     2.480    
                         clock uncertainty            0.227     2.708    
    SLICE_X97Y77         FDRE (Hold_fdre_C_D)         0.047     2.755    system_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  clk_150_system_clk_wiz_0_0
  To Clock:  clk_74_system_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.362ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.087ns  (logic 0.478ns (43.965%)  route 0.609ns (56.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49                                       0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.609     1.087    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X10Y48         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X10Y48         FDRE (Setup_fdre_C_D)       -0.218     6.449    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.449    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.078ns  (logic 0.478ns (44.333%)  route 0.600ns (55.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49                                       0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.600     1.078    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X4Y47          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X4Y47          FDRE (Setup_fdre_C_D)       -0.224     6.443    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.443    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.000ns  (logic 0.478ns (47.813%)  route 0.522ns (52.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49                                       0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.522     1.000    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X7Y49          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X7Y49          FDRE (Setup_fdre_C_D)       -0.272     6.395    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.395    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.379%)  route 0.594ns (58.621%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45                                       0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.594     1.013    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X2Y46          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X2Y46          FDRE (Setup_fdre_C_D)       -0.218     6.449    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.449    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.125ns  (logic 0.518ns (46.060%)  route 0.607ns (53.940%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49                                       0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.607     1.125    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X9Y49          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X9Y49          FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.101ns  (logic 0.518ns (47.043%)  route 0.583ns (52.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49                                       0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.583     1.101    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[8]
    SLICE_X11Y48         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.920ns  (logic 0.478ns (51.970%)  route 0.442ns (48.030%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49                                       0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.442     0.920    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X5Y49          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)       -0.265     6.402    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.402    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.129ns  (logic 0.518ns (45.879%)  route 0.611ns (54.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49                                       0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.611     1.129    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X4Y48          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X4Y48          FDRE (Setup_fdre_C_D)       -0.047     6.620    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.620    
                         arrival time                          -1.129    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.127ns  (logic 0.518ns (45.960%)  route 0.609ns (54.040%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49                                       0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.609     1.127    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X4Y49          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X4Y49          FDRE (Setup_fdre_C_D)       -0.045     6.622    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -1.127    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_74_system_clk_wiz_1_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_74_system_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.566%)  route 0.615ns (57.434%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45                                       0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.615     1.071    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X7Y45          FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  5.501    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_150_system_clk_wiz_0_0
  To Clock:  clk_150_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.642ns (21.957%)  route 2.282ns (78.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.358ns = ( 13.025 - 6.667 ) 
    Source Clock Delay      (SCD):    7.046ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.699     7.046    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y88         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.518     7.564 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.816     8.380    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.124     8.504 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.466     9.970    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y87         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.520    13.025    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y87         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.623    13.648    
                         clock uncertainty           -0.085    13.563    
    SLICE_X27Y87         FDCE (Recov_fdce_C_CLR)     -0.405    13.158    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.642ns (21.957%)  route 2.282ns (78.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.358ns = ( 13.025 - 6.667 ) 
    Source Clock Delay      (SCD):    7.046ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.699     7.046    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y88         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.518     7.564 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.816     8.380    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.124     8.504 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.466     9.970    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y87         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.520    13.025    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y87         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.623    13.648    
                         clock uncertainty           -0.085    13.563    
    SLICE_X27Y87         FDCE (Recov_fdce_C_CLR)     -0.405    13.158    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.642ns (21.957%)  route 2.282ns (78.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.358ns = ( 13.025 - 6.667 ) 
    Source Clock Delay      (SCD):    7.046ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.699     7.046    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y88         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.518     7.564 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.816     8.380    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.124     8.504 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.466     9.970    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y87         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.520    13.025    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y87         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.623    13.648    
                         clock uncertainty           -0.085    13.563    
    SLICE_X27Y87         FDCE (Recov_fdce_C_CLR)     -0.405    13.158    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.642ns (21.957%)  route 2.282ns (78.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.358ns = ( 13.025 - 6.667 ) 
    Source Clock Delay      (SCD):    7.046ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.699     7.046    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y88         FDRE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.518     7.564 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.816     8.380    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y88         LUT3 (Prop_lut3_I0_O)        0.124     8.504 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.466     9.970    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y87         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.520    13.025    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y87         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.623    13.648    
                         clock uncertainty           -0.085    13.563    
    SLICE_X27Y87         FDCE (Recov_fdce_C_CLR)     -0.405    13.158    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.773ns (26.072%)  route 2.192ns (73.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.316ns = ( 12.983 - 6.667 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.650     6.997    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y85         FDPE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDPE (Prop_fdpe_C_Q)         0.478     7.475 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.637     8.112    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.295     8.407 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.555     9.962    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y85         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.478    12.983    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y85         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.623    13.606    
                         clock uncertainty           -0.085    13.521    
    SLICE_X34Y85         FDCE (Recov_fdce_C_CLR)     -0.361    13.160    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.160    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.773ns (26.072%)  route 2.192ns (73.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.316ns = ( 12.983 - 6.667 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.650     6.997    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y85         FDPE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDPE (Prop_fdpe_C_Q)         0.478     7.475 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.637     8.112    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.295     8.407 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.555     9.962    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y85         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.478    12.983    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y85         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.623    13.606    
                         clock uncertainty           -0.085    13.521    
    SLICE_X34Y85         FDCE (Recov_fdce_C_CLR)     -0.361    13.160    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.160    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.773ns (26.072%)  route 2.192ns (73.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.316ns = ( 12.983 - 6.667 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.650     6.997    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y85         FDPE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDPE (Prop_fdpe_C_Q)         0.478     7.475 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.637     8.112    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.295     8.407 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.555     9.962    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y85         FDPE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.478    12.983    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y85         FDPE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.623    13.606    
                         clock uncertainty           -0.085    13.521    
    SLICE_X34Y85         FDPE (Recov_fdpe_C_PRE)     -0.361    13.160    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.160    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.773ns (26.072%)  route 2.192ns (73.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.316ns = ( 12.983 - 6.667 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.650     6.997    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y85         FDPE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDPE (Prop_fdpe_C_Q)         0.478     7.475 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.637     8.112    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.295     8.407 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.555     9.962    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y85         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.478    12.983    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X34Y85         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.623    13.606    
                         clock uncertainty           -0.085    13.521    
    SLICE_X34Y85         FDCE (Recov_fdce_C_CLR)     -0.319    13.202    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.773ns (27.592%)  route 2.029ns (72.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.315ns = ( 12.982 - 6.667 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.650     6.997    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y85         FDPE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDPE (Prop_fdpe_C_Q)         0.478     7.475 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.637     8.112    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.295     8.407 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.392     9.799    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y84         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.477    12.982    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y84         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.623    13.605    
                         clock uncertainty           -0.085    13.520    
    SLICE_X35Y84         FDCE (Recov_fdce_C_CLR)     -0.405    13.115    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_150_system_clk_wiz_0_0 rise@6.667ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.773ns (27.592%)  route 2.029ns (72.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.315ns = ( 12.982 - 6.667 ) 
    Source Clock Delay      (SCD):    6.997ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.650     6.997    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y85         FDPE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDPE (Prop_fdpe_C_Q)         0.478     7.475 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.637     8.112    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y85         LUT3 (Prop_lut3_I2_O)        0.295     8.407 f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.392     9.799    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y84         FDCE                                         f  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     7.979    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.070 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.640    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.723 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    11.414    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.505 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       1.477    12.982    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X35Y84         FDCE                                         r  system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.623    13.605    
                         clock uncertainty           -0.085    13.520    
    SLICE_X35Y84         FDCE (Recov_fdce_C_CLR)     -0.405    13.115    system_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  3.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.570%)  route 0.279ns (66.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.608     2.173    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X91Y56         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.314 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.279     2.593    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X90Y58         FDCE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.877     2.797    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X90Y58         FDCE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.609     2.188    
    SLICE_X90Y58         FDCE (Remov_fdce_C_CLR)     -0.067     2.121    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.570%)  route 0.279ns (66.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.608     2.173    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X91Y56         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.314 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.279     2.593    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X90Y58         FDCE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.877     2.797    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X90Y58         FDCE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.609     2.188    
    SLICE_X90Y58         FDCE (Remov_fdce_C_CLR)     -0.067     2.121    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.570%)  route 0.279ns (66.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.608     2.173    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X91Y56         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.314 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.279     2.593    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X90Y58         FDPE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.877     2.797    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X90Y58         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.609     2.188    
    SLICE_X90Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     2.117    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.570%)  route 0.279ns (66.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.608     2.173    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X91Y56         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.314 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.279     2.593    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X90Y58         FDPE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.877     2.797    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X90Y58         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.609     2.188    
    SLICE_X90Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     2.117    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.570%)  route 0.279ns (66.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.608     2.173    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X91Y56         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.314 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.279     2.593    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X90Y58         FDPE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.877     2.797    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X90Y58         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.609     2.188    
    SLICE_X90Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     2.117    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.570%)  route 0.279ns (66.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.608     2.173    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X91Y56         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.314 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.279     2.593    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X90Y58         FDPE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.877     2.797    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X90Y58         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.609     2.188    
    SLICE_X90Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     2.117    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.019%)  route 0.286ns (66.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.608     2.173    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X91Y56         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.314 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.286     2.600    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X90Y57         FDCE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.877     2.797    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X90Y57         FDCE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.609     2.188    
    SLICE_X90Y57         FDCE (Remov_fdce_C_CLR)     -0.067     2.121    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.019%)  route 0.286ns (66.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.608     2.173    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X91Y56         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.314 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.286     2.600    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X90Y57         FDPE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.877     2.797    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X90Y57         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.609     2.188    
    SLICE_X90Y57         FDPE (Remov_fdpe_C_PRE)     -0.071     2.117    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.019%)  route 0.286ns (66.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.608     2.173    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X91Y56         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.314 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.286     2.600    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X90Y57         FDPE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.877     2.797    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X90Y57         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.609     2.188    
    SLICE_X90Y57         FDPE (Remov_fdpe_C_PRE)     -0.071     2.117    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_150_system_clk_wiz_0_0 rise@0.000ns - clk_150_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.019%)  route 0.286ns (66.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.608     2.173    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X91Y56         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y56         FDPE (Prop_fdpe_C_Q)         0.141     2.314 f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.286     2.600    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X90Y57         FDPE                                         f  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_150_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_150_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=26499, routed)       0.877     2.797    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X90Y57         FDPE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.609     2.188    
    SLICE_X90Y57         FDPE (Remov_fdpe_C_PRE)     -0.071     2.117    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.483    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200_system_clk_wiz_0_0
  To Clock:  clk_200_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.478ns (31.410%)  route 1.044ns (68.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.515ns = ( 11.515 - 5.000 ) 
    Source Clock Delay      (SCD):    7.195ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.848     7.195    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X112Y74        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.478     7.673 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.044     8.717    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X113Y71        FDPE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.677    11.515    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X113Y71        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism              0.663    12.178    
                         clock uncertainty           -0.081    12.097    
    SLICE_X113Y71        FDPE (Recov_fdpe_C_PRE)     -0.536    11.561    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         11.561    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.915ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 0.478ns (33.999%)  route 0.928ns (66.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.516ns = ( 11.516 - 5.000 ) 
    Source Clock Delay      (SCD):    7.195ns
    Clock Pessimism Removal (CPR):    0.663ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.848     7.195    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X112Y74        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.478     7.673 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.928     8.601    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X113Y70        FDCE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.678    11.516    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X113Y70        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism              0.663    12.179    
                         clock uncertainty           -0.081    12.098    
    SLICE_X113Y70        FDCE (Recov_fdce_C_CLR)     -0.582    11.516    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         11.516    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  2.915    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.478ns (40.149%)  route 0.713ns (59.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.700ns = ( 11.700 - 5.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.981     7.328    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X102Y101       FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDPE (Prop_fdpe_C_Q)         0.478     7.806 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.713     8.519    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X106Y101       FDCE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.861    11.700    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X106Y101       FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism              0.640    12.340    
                         clock uncertainty           -0.081    12.259    
    SLICE_X106Y101       FDCE (Recov_fdce_C_CLR)     -0.582    11.677    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.478ns (40.149%)  route 0.713ns (59.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.700ns = ( 11.700 - 5.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.981     7.328    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X102Y101       FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDPE (Prop_fdpe_C_Q)         0.478     7.806 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.713     8.519    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X106Y101       FDPE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.861    11.700    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X106Y101       FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism              0.640    12.340    
                         clock uncertainty           -0.081    12.259    
    SLICE_X106Y101       FDPE (Recov_fdpe_C_PRE)     -0.536    11.723    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         11.723    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.478ns (48.259%)  route 0.512ns (51.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.626ns = ( 11.626 - 5.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.981     7.328    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X102Y101       FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDPE (Prop_fdpe_C_Q)         0.478     7.806 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.512     8.318    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X105Y101       FDCE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.787    11.626    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X105Y101       FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism              0.640    12.266    
                         clock uncertainty           -0.081    12.185    
    SLICE_X105Y101       FDCE (Recov_fdce_C_CLR)     -0.576    11.609    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.478ns (48.259%)  route 0.512ns (51.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.626ns = ( 11.626 - 5.000 ) 
    Source Clock Delay      (SCD):    7.328ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.981     7.328    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X102Y101       FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDPE (Prop_fdpe_C_Q)         0.478     7.806 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.512     8.318    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X104Y101       FDPE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.787    11.626    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X104Y101       FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism              0.640    12.266    
                         clock uncertainty           -0.081    12.185    
    SLICE_X104Y101       FDPE (Recov_fdpe_C_PRE)     -0.532    11.653    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.478ns (56.352%)  route 0.370ns (43.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.510ns = ( 11.510 - 5.000 ) 
    Source Clock Delay      (SCD):    7.195ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.848     7.195    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X112Y74        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.478     7.673 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.370     8.043    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X112Y75        FDPE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.672    11.510    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X112Y75        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism              0.623    12.133    
                         clock uncertainty           -0.081    12.052    
    SLICE_X112Y75        FDPE (Recov_fdpe_C_PRE)     -0.532    11.520    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         11.520    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (recovery check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_system_clk_wiz_0_0 rise@5.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.478ns (56.352%)  route 0.370ns (43.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.510ns = ( 11.510 - 5.000 ) 
    Source Clock Delay      (SCD):    7.195ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.146     1.440    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.541 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     3.303    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.391 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     5.246    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.347 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.848     7.195    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X112Y74        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.478     7.673 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.370     8.043    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X112Y75        FDCE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.133     6.312    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.403 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     7.973    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.056 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.748    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.839 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         1.672    11.510    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X112Y75        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism              0.623    12.133    
                         clock uncertainty           -0.081    12.052    
    SLICE_X112Y75        FDCE (Recov_fdce_C_CLR)     -0.490    11.562    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         11.562    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  3.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.148ns (50.300%)  route 0.146ns (49.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.625     2.190    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X112Y74        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.148     2.338 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.146     2.484    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X112Y75        FDCE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.894     2.814    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X112Y75        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism             -0.589     2.225    
    SLICE_X112Y75        FDCE (Remov_fdce_C_CLR)     -0.120     2.105    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.148ns (50.300%)  route 0.146ns (49.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.625     2.190    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X112Y74        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.148     2.338 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.146     2.484    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X112Y75        FDPE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.894     2.814    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X112Y75        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism             -0.589     2.225    
    SLICE_X112Y75        FDPE (Remov_fdpe_C_PRE)     -0.124     2.101    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.514%)  route 0.184ns (55.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.693     2.259    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X102Y101       FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDPE (Prop_fdpe_C_Q)         0.148     2.407 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.184     2.591    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X104Y101       FDPE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.968     2.888    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X104Y101       FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism             -0.592     2.296    
    SLICE_X104Y101       FDPE (Remov_fdpe_C_PRE)     -0.124     2.172    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.514%)  route 0.184ns (55.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.693     2.259    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X102Y101       FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDPE (Prop_fdpe_C_Q)         0.148     2.407 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.184     2.591    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X105Y101       FDCE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.968     2.888    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X105Y101       FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism             -0.592     2.296    
    SLICE_X105Y101       FDCE (Remov_fdce_C_CLR)     -0.145     2.151    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.148ns (32.274%)  route 0.311ns (67.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.693     2.259    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X102Y101       FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDPE (Prop_fdpe_C_Q)         0.148     2.407 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.311     2.717    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X106Y101       FDCE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.994     2.914    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X106Y101       FDCE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism             -0.592     2.322    
    SLICE_X106Y101       FDCE (Remov_fdce_C_CLR)     -0.146     2.176    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.148ns (32.274%)  route 0.311ns (67.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.693     2.259    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X102Y101       FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDPE (Prop_fdpe_C_Q)         0.148     2.407 f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.311     2.717    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X106Y101       FDPE                                         f  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.994     2.914    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X106Y101       FDPE                                         r  system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism             -0.592     2.322    
    SLICE_X106Y101       FDPE (Remov_fdpe_C_PRE)     -0.149     2.173    system_i/MIPI_D_PHY_RX_B/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.148ns (29.723%)  route 0.350ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.625     2.190    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X112Y74        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.148     2.338 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.350     2.688    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X113Y70        FDCE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.899     2.819    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X113Y70        FDCE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism             -0.611     2.208    
    SLICE_X113Y70        FDCE (Remov_fdce_C_CLR)     -0.146     2.062    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (removal check against rising-edge clock clk_200_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_system_clk_wiz_0_0 rise@0.000ns - clk_200_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.148ns (27.777%)  route 0.385ns (72.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.818ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.030     0.366    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.392 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     0.972    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.021 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.539    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.565 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.625     2.190    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X112Y74        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y74        FDPE (Prop_fdpe_C_Q)         0.148     2.338 f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.385     2.723    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X113Y71        FDPE                                         f  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.033     0.399    system_i/clk_wiz_0/inst/clk_in1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.428 r  system_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     1.274    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.327 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564     1.891    system_i/clk_wiz_0/inst/clk_200_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.920 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=269, routed)         0.898     2.818    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X113Y71        FDPE                                         r  system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism             -0.611     2.207    
    SLICE_X113Y71        FDPE (Remov_fdpe_C_PRE)     -0.149     2.058    system_i/MIPI_D_PHY_RX_A/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.665    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_150_system_clk_wiz_0_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        5.498ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.904ns  (logic 0.419ns (46.337%)  route 0.485ns (53.663%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y78                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X93Y78         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.485     0.904    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X93Y77         FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X93Y77         FDRE (Setup_fdre_C_D)       -0.265     6.402    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.402    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.893ns  (logic 0.419ns (46.922%)  route 0.474ns (53.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y78                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X93Y78         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.474     0.893    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X91Y78         FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X91Y78         FDRE (Setup_fdre_C_D)       -0.270     6.397    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.397    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.965%)  route 0.581ns (56.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y56                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X87Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.581     1.037    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X87Y55         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X87Y55         FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.967ns  (logic 0.518ns (53.551%)  route 0.449ns (46.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y77                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X92Y77         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.449     0.967    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X90Y77         FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X90Y77         FDRE (Setup_fdre_C_D)       -0.043     6.624    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.722ns  (logic 0.419ns (58.020%)  route 0.303ns (41.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X88Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.303     0.722    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X88Y55         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X88Y55         FDRE (Setup_fdre_C_D)       -0.268     6.399    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.715ns  (logic 0.419ns (58.619%)  route 0.296ns (41.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y56                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X87Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.296     0.715    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X87Y55         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X87Y55         FDRE (Setup_fdre_C_D)       -0.268     6.399    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.913ns  (logic 0.456ns (49.964%)  route 0.457ns (50.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y78                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X93Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.457     0.913    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X90Y77         FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X90Y77         FDRE (Setup_fdre_C_D)       -0.047     6.620    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.620    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.763ns  (logic 0.456ns (59.754%)  route 0.307ns (40.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X88Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.307     0.763    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X88Y55         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X88Y55         FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -0.763    
  -------------------------------------------------------------------
                         slack                                  5.809    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.760ns  (logic 0.456ns (59.986%)  route 0.304ns (40.014%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y78                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X93Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.304     0.760    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X93Y77         FDRE                                         r  system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X93Y77         FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/MIPI_CSI_2_RX_B/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_150_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.746ns  (logic 0.456ns (61.112%)  route 0.290ns (38.888%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y56                                      0.000     0.000 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X87Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.290     0.746    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X87Y55         FDRE                                         r  system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X87Y55         FDRE (Setup_fdre_C_D)       -0.093     6.574    system_i/MIPI_CSI_2_RX_A/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                  5.828    





