Analysis & Synthesis report for TFT_display
Sat Nov 23 14:17:32 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control|main_state
 11. Registers Protected by Synthesis
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component
 19. Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated
 20. Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p
 21. Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p
 22. Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram
 23. Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:rdaclr
 24. Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_brp
 25. Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_bwp
 26. Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp
 27. Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11
 28. Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:wraclr
 29. Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_brp
 30. Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_bwp
 31. Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp
 32. Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14
 33. Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component
 34. Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated
 35. Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p
 36. Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p
 37. Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram
 38. Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:rdaclr
 39. Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_brp
 40. Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_bwp
 41. Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp
 42. Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11
 43. Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:wraclr
 44. Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_brp
 45. Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_bwp
 46. Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp
 47. Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14
 48. Source assignments for TFT_image:u0|ROM_char:ROM_char_inst|altsyncram:altsyncram_component|altsyncram_dgg1:auto_generated
 49. Source assignments for sld_signaltap:auto_signaltap_0
 50. Parameter Settings for User Entity Instance: system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay
 51. Parameter Settings for User Entity Instance: system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component
 52. Parameter Settings for User Entity Instance: sdram_control_top:comb_7
 53. Parameter Settings for User Entity Instance: sdram_control_top:comb_7|sdram_control:sdram_control
 54. Parameter Settings for User Entity Instance: sdram_control_top:comb_7|sdram_control:sdram_control|sdram_init:sdram_init
 55. Parameter Settings for User Entity Instance: sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component
 56. Parameter Settings for User Entity Instance: sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component
 57. Parameter Settings for User Entity Instance: TFT_image:u0
 58. Parameter Settings for User Entity Instance: TFT_image:u0|ROM_char:ROM_char_inst|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: TFT_driver:u1
 60. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 61. altpll Parameter Settings by Entity Instance
 62. dcfifo Parameter Settings by Entity Instance
 63. altsyncram Parameter Settings by Entity Instance
 64. Port Connectivity Checks: "TFT_driver:u1"
 65. Port Connectivity Checks: "TFT_image:u0|ROM_9:ROM_9_inst"
 66. Port Connectivity Checks: "TFT_image:u0|ROM_8:ROM_8_inst"
 67. Port Connectivity Checks: "TFT_image:u0|ROM_7:ROM_7_inst"
 68. Port Connectivity Checks: "TFT_image:u0|ROM_6:ROM_6_inst"
 69. Port Connectivity Checks: "TFT_image:u0|ROM_5:ROM_5_inst"
 70. Port Connectivity Checks: "TFT_image:u0|ROM_4:ROM_4_inst"
 71. Port Connectivity Checks: "TFT_image:u0|ROM_3:ROM_3_inst"
 72. Port Connectivity Checks: "TFT_image:u0|ROM_2:ROM_2_inst"
 73. Port Connectivity Checks: "TFT_image:u0|ROM_1:ROM_1_inst"
 74. Port Connectivity Checks: "TFT_image:u0|ROM_0:ROM_0_inst"
 75. Port Connectivity Checks: "TFT_image:u0|ROM_char:ROM_char_inst"
 76. Port Connectivity Checks: "sdram_control_top:comb_7|fifo_rd:sd_rd_fifo"
 77. Port Connectivity Checks: "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo"
 78. Port Connectivity Checks: "sdram_control_top:comb_7|sdram_control:sdram_control"
 79. Port Connectivity Checks: "sdram_control_top:comb_7"
 80. Port Connectivity Checks: "system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay"
 81. Port Connectivity Checks: "system_ctrl_pll:u_system_ctrl_pll"
 82. Signal Tap Logic Analyzer Settings
 83. Post-Synthesis Netlist Statistics for Top Partition
 84. Elapsed Time Per Partition
 85. Connections to In-System Debugging Instance "auto_signaltap_0"
 86. Analysis & Synthesis Messages
 87. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Nov 23 14:17:32 2019           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; TFT_display                                     ;
; Top-level Entity Name           ; TFT_display_top                                 ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1433                                            ;
; Total pins                      ; 63                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 567,296                                         ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TFT_display_top    ; TFT_display        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+
; ROM/ROM_char.v                                                     ; yes             ; User Wizard-Generated File                   ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_char.v                                                     ;             ;
; RTL/TFT/TFT_image.v                                                ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v                                                ;             ;
; RTL/TFT/TFT_driver.v                                               ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_driver.v                                               ;             ;
; RTL/TFT/TFT_display_top.v                                          ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v                                          ;             ;
; RTL/SDRAM/Sdram_Params.h                                           ; yes             ; User File                                    ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/Sdram_Params.h                                           ;             ;
; RTL/SDRAM/sdram_init.v                                             ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_init.v                                             ;             ;
; RTL/SDRAM/sdram_control_top.v                                      ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v                                      ;             ;
; RTL/SDRAM/sdram_control.v                                          ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v                                          ;             ;
; RTL/IMAGE/image_generate.v                                         ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/IMAGE/image_generate.v                                         ;             ;
; PLL/system_init_delay.v                                            ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/system_init_delay.v                                            ;             ;
; PLL/system_ctrl_pll.v                                              ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/system_ctrl_pll.v                                              ;             ;
; PLL/pll.v                                                          ; yes             ; User Wizard-Generated File                   ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/pll.v                                                          ;             ;
; CORE/fifo_wr.v                                                     ; yes             ; User Wizard-Generated File                   ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/CORE/fifo_wr.v                                                     ;             ;
; CORE/fifo_rd.v                                                     ; yes             ; User Wizard-Generated File                   ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/CORE/fifo_rd.v                                                     ;             ;
; ROM/ROM_0.v                                                        ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_0.v                                                        ;             ;
; ROM/ROM_1.v                                                        ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_1.v                                                        ;             ;
; ROM/ROM_2.v                                                        ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_2.v                                                        ;             ;
; ROM/ROM_3.v                                                        ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_3.v                                                        ;             ;
; ROM/ROM_4.v                                                        ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_4.v                                                        ;             ;
; ROM/ROM_5.v                                                        ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_5.v                                                        ;             ;
; ROM/ROM_6.v                                                        ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_6.v                                                        ;             ;
; ROM/ROM_7.v                                                        ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_7.v                                                        ;             ;
; ROM/ROM_8.v                                                        ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_8.v                                                        ;             ;
; ROM/ROM_9.v                                                        ; yes             ; User Verilog HDL File                        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_9.v                                                        ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                                                     ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                 ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                              ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                              ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/pll_altpll.v                                                    ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                     ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                   ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                              ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                   ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                 ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                    ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                            ;             ;
; db/dcfifo_0or1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf                                                 ;             ;
; db/a_gray2bin_g9b.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/a_gray2bin_g9b.tdf                                              ;             ;
; db/a_graycounter_fu6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/a_graycounter_fu6.tdf                                           ;             ;
; db/a_graycounter_bcc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/a_graycounter_bcc.tdf                                           ;             ;
; db/altsyncram_tua1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/altsyncram_tua1.tdf                                             ;             ;
; db/dffpipe_3dc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dffpipe_3dc.tdf                                                 ;             ;
; db/dffpipe_gd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dffpipe_gd9.tdf                                                 ;             ;
; db/alt_synch_pipe_2ol.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/alt_synch_pipe_2ol.tdf                                          ;             ;
; db/dffpipe_jd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dffpipe_jd9.tdf                                                 ;             ;
; db/alt_synch_pipe_3ol.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/alt_synch_pipe_3ol.tdf                                          ;             ;
; db/dffpipe_kd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dffpipe_kd9.tdf                                                 ;             ;
; db/cmpr_1v5.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cmpr_1v5.tdf                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                     ;             ;
; db/altsyncram_dgg1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/altsyncram_dgg1.tdf                                             ;             ;
; ../MIF/char.mif                                                    ; yes             ; Auto-Found Memory Initialization File        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/MIF/char.mif                                                       ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                              ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                         ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                            ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                               ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                               ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                                     ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                  ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                   ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                         ;             ;
; db/altsyncram_6l84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/altsyncram_6l84.tdf                                             ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/decode_5la.tdf                                                  ;             ;
; db/mux_4hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/mux_4hb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                   ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                 ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                    ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                            ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                 ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                    ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                                     ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                                   ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                                   ;             ;
; db/mux_jlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/mux_jlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                 ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/declut.inc                                                     ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                        ;             ;
; db/cntr_39i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cntr_39i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_t3j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cntr_t3j.tdf                                                    ;             ;
; db/cntr_69i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cntr_69i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                              ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                    ; altera_sld  ;
; db/ip/sldb733b3aa/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                               ;             ;
; Sdram_Control_2Port/Sdram_Params.h                                 ; yes             ; User File                                    ; Sdram_Control_2Port/Sdram_Params.h                                                                               ;             ;
; Sdram_Control_2Port/sdram_init.v                                   ; yes             ; User Verilog HDL File                        ; Sdram_Control_2Port/sdram_init.v                                                                                 ;             ;
; Sdram_Control_2Port/sdram_control_top.v                            ; yes             ; User Verilog HDL File                        ; Sdram_Control_2Port/sdram_control_top.v                                                                          ;             ;
; Sdram_Control_2Port/sdram_control.v                                ; yes             ; User Verilog HDL File                        ; Sdram_Control_2Port/sdram_control.v                                                                              ;             ;
; TFT_driver.v                                                       ; yes             ; User Verilog HDL File                        ; TFT_driver.v                                                                                                     ;             ;
; TFT_image.v                                                        ; yes             ; User Verilog HDL File                        ; TFT_image.v                                                                                                      ;             ;
; TFT_display_top.v                                                  ; yes             ; User Verilog HDL File                        ; TFT_display_top.v                                                                                                ;             ;
; image_generate.v                                                   ; yes             ; User Verilog HDL File                        ; image_generate.v                                                                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 911                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 1215                     ;
;     -- 7 input functions                    ; 1                        ;
;     -- 6 input functions                    ; 282                      ;
;     -- 5 input functions                    ; 228                      ;
;     -- 4 input functions                    ; 125                      ;
;     -- <=3 input functions                  ; 579                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 1433                     ;
;                                             ;                          ;
; I/O pins                                    ; 63                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 567296                   ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 4                        ;
;     -- PLLs                                 ; 4                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 552                      ;
; Total fan-out                               ; 12519                    ;
; Average fan-out                             ; 4.31                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TFT_display_top                                                                                                                        ; 1215 (1)            ; 1433 (0)                  ; 567296            ; 0          ; 63   ; 0            ; |TFT_display_top                                                                                                                                                                                                                                                                                                                                            ; TFT_display_top                   ; work         ;
;    |TFT_driver:u1|                                                                                                                      ; 124 (124)           ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|TFT_driver:u1                                                                                                                                                                                                                                                                                                                              ; TFT_driver                        ; work         ;
;    |TFT_image:u0|                                                                                                                       ; 120 (73)            ; 38 (28)                   ; 2048              ; 0          ; 0    ; 0            ; |TFT_display_top|TFT_image:u0                                                                                                                                                                                                                                                                                                                               ; TFT_image                         ; work         ;
;       |ROM_0:ROM_0_inst|                                                                                                                ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|TFT_image:u0|ROM_0:ROM_0_inst                                                                                                                                                                                                                                                                                                              ; ROM_0                             ; work         ;
;       |ROM_1:ROM_1_inst|                                                                                                                ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|TFT_image:u0|ROM_1:ROM_1_inst                                                                                                                                                                                                                                                                                                              ; ROM_1                             ; work         ;
;       |ROM_2:ROM_2_inst|                                                                                                                ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|TFT_image:u0|ROM_2:ROM_2_inst                                                                                                                                                                                                                                                                                                              ; ROM_2                             ; work         ;
;       |ROM_3:ROM_3_inst|                                                                                                                ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|TFT_image:u0|ROM_3:ROM_3_inst                                                                                                                                                                                                                                                                                                              ; ROM_3                             ; work         ;
;       |ROM_4:ROM_4_inst|                                                                                                                ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|TFT_image:u0|ROM_4:ROM_4_inst                                                                                                                                                                                                                                                                                                              ; ROM_4                             ; work         ;
;       |ROM_5:ROM_5_inst|                                                                                                                ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|TFT_image:u0|ROM_5:ROM_5_inst                                                                                                                                                                                                                                                                                                              ; ROM_5                             ; work         ;
;       |ROM_6:ROM_6_inst|                                                                                                                ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|TFT_image:u0|ROM_6:ROM_6_inst                                                                                                                                                                                                                                                                                                              ; ROM_6                             ; work         ;
;       |ROM_7:ROM_7_inst|                                                                                                                ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|TFT_image:u0|ROM_7:ROM_7_inst                                                                                                                                                                                                                                                                                                              ; ROM_7                             ; work         ;
;       |ROM_8:ROM_8_inst|                                                                                                                ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|TFT_image:u0|ROM_8:ROM_8_inst                                                                                                                                                                                                                                                                                                              ; ROM_8                             ; work         ;
;       |ROM_9:ROM_9_inst|                                                                                                                ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|TFT_image:u0|ROM_9:ROM_9_inst                                                                                                                                                                                                                                                                                                              ; ROM_9                             ; work         ;
;       |ROM_char:ROM_char_inst|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TFT_display_top|TFT_image:u0|ROM_char:ROM_char_inst                                                                                                                                                                                                                                                                                                        ; ROM_char                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TFT_display_top|TFT_image:u0|ROM_char:ROM_char_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_dgg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |TFT_display_top|TFT_image:u0|ROM_char:ROM_char_inst|altsyncram:altsyncram_component|altsyncram_dgg1:auto_generated                                                                                                                                                                                                                                         ; altsyncram_dgg1                   ; work         ;
;    |image_generate:image_generator|                                                                                                     ; 34 (34)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|image_generate:image_generator                                                                                                                                                                                                                                                                                                             ; image_generate                    ; work         ;
;    |sdram_control_top:comb_7|                                                                                                           ; 476 (100)           ; 411 (44)                  ; 8192              ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7                                                                                                                                                                                                                                                                                                                   ; sdram_control_top                 ; work         ;
;       |fifo_rd:sd_rd_fifo|                                                                                                              ; 71 (0)              ; 107 (0)                   ; 4096              ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo                                                                                                                                                                                                                                                                                                ; fifo_rd                           ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 71 (0)              ; 107 (0)                   ; 4096              ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                        ; dcfifo                            ; work         ;
;             |dcfifo_0or1:auto_generated|                                                                                                ; 71 (15)             ; 107 (27)                  ; 4096              ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated                                                                                                                                                                                                                                             ; dcfifo_0or1                       ; work         ;
;                |a_gray2bin_g9b:wrptr_g_gray2bin|                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin                                                                                                                                                                                                             ; a_gray2bin_g9b                    ; work         ;
;                |a_gray2bin_g9b:ws_dgrp_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin                                                                                                                                                                                                             ; a_gray2bin_g9b                    ; work         ;
;                |a_graycounter_bcc:wrptr_g1p|                                                                                            ; 15 (15)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                                                                                                                                                 ; a_graycounter_bcc                 ; work         ;
;                |a_graycounter_fu6:rdptr_g1p|                                                                                            ; 19 (19)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p                                                                                                                                                                                                                 ; a_graycounter_fu6                 ; work         ;
;                |alt_synch_pipe_2ol:rs_dgwp|                                                                                             ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                  ; alt_synch_pipe_2ol                ; work         ;
;                   |dffpipe_jd9:dffpipe11|                                                                                               ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11                                                                                                                                                                                            ; dffpipe_jd9                       ; work         ;
;                |alt_synch_pipe_3ol:ws_dgrp|                                                                                             ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                  ; alt_synch_pipe_3ol                ; work         ;
;                   |dffpipe_kd9:dffpipe14|                                                                                               ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14                                                                                                                                                                                            ; dffpipe_kd9                       ; work         ;
;                |altsyncram_tua1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram                                                                                                                                                                                                                    ; altsyncram_tua1                   ; work         ;
;                |cmpr_1v5:rdempty_eq_comp|                                                                                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|cmpr_1v5:rdempty_eq_comp                                                                                                                                                                                                                    ; cmpr_1v5                          ; work         ;
;                |cmpr_1v5:wrfull_eq_comp|                                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|cmpr_1v5:wrfull_eq_comp                                                                                                                                                                                                                     ; cmpr_1v5                          ; work         ;
;                |dffpipe_3dc:rdaclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                          ; dffpipe_3dc                       ; work         ;
;                |dffpipe_3dc:wraclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                          ; dffpipe_3dc                       ; work         ;
;                |dffpipe_gd9:ws_brp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                          ; dffpipe_gd9                       ; work         ;
;                |dffpipe_gd9:ws_bwp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                          ; dffpipe_gd9                       ; work         ;
;       |fifo_wr:sd_wr_fifo|                                                                                                              ; 67 (0)              ; 107 (0)                   ; 4096              ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo                                                                                                                                                                                                                                                                                                ; fifo_wr                           ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 67 (0)              ; 107 (0)                   ; 4096              ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                        ; dcfifo                            ; work         ;
;             |dcfifo_0or1:auto_generated|                                                                                                ; 67 (15)             ; 107 (27)                  ; 4096              ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated                                                                                                                                                                                                                                             ; dcfifo_0or1                       ; work         ;
;                |a_gray2bin_g9b:rdptr_g_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin                                                                                                                                                                                                             ; a_gray2bin_g9b                    ; work         ;
;                |a_gray2bin_g9b:rs_dgwp_gray2bin|                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin                                                                                                                                                                                                             ; a_gray2bin_g9b                    ; work         ;
;                |a_graycounter_bcc:wrptr_g1p|                                                                                            ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                                                                                                                                                 ; a_graycounter_bcc                 ; work         ;
;                |a_graycounter_fu6:rdptr_g1p|                                                                                            ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p                                                                                                                                                                                                                 ; a_graycounter_fu6                 ; work         ;
;                |alt_synch_pipe_2ol:rs_dgwp|                                                                                             ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                                  ; alt_synch_pipe_2ol                ; work         ;
;                   |dffpipe_jd9:dffpipe11|                                                                                               ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11                                                                                                                                                                                            ; dffpipe_jd9                       ; work         ;
;                |alt_synch_pipe_3ol:ws_dgrp|                                                                                             ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                                  ; alt_synch_pipe_3ol                ; work         ;
;                   |dffpipe_kd9:dffpipe14|                                                                                               ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14                                                                                                                                                                                            ; dffpipe_kd9                       ; work         ;
;                |altsyncram_tua1:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram                                                                                                                                                                                                                    ; altsyncram_tua1                   ; work         ;
;                |cmpr_1v5:rdempty_eq_comp|                                                                                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|cmpr_1v5:rdempty_eq_comp                                                                                                                                                                                                                    ; cmpr_1v5                          ; work         ;
;                |cmpr_1v5:wrfull_eq_comp|                                                                                                ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|cmpr_1v5:wrfull_eq_comp                                                                                                                                                                                                                     ; cmpr_1v5                          ; work         ;
;                |dffpipe_3dc:rdaclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                                          ; dffpipe_3dc                       ; work         ;
;                |dffpipe_3dc:wraclr|                                                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                          ; dffpipe_3dc                       ; work         ;
;                |dffpipe_gd9:rs_brp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_brp                                                                                                                                                                                                                          ; dffpipe_gd9                       ; work         ;
;                |dffpipe_gd9:rs_bwp|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_bwp                                                                                                                                                                                                                          ; dffpipe_gd9                       ; work         ;
;       |sdram_control:sdram_control|                                                                                                     ; 238 (204)           ; 153 (132)                 ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control                                                                                                                                                                                                                                                                                       ; sdram_control                     ; work         ;
;          |sdram_init:sdram_init|                                                                                                        ; 34 (34)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control|sdram_init:sdram_init                                                                                                                                                                                                                                                                 ; sdram_init                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 93 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 92 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 92 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 92 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 91 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 91 (58)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 330 (2)             ; 816 (68)                  ; 557056            ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 328 (0)             ; 748 (0)                   ; 557056            ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 328 (67)            ; 748 (224)                 ; 557056            ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)               ; 1 (0)                     ; 557056            ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_6l84:auto_generated|                                                                                         ; 2 (0)               ; 1 (1)                     ; 557056            ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6l84:auto_generated                                                                                                                                                 ; altsyncram_6l84                   ; work         ;
;                   |decode_5la:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6l84:auto_generated|decode_5la:decode2                                                                                                                              ; decode_5la                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 96 (96)             ; 79 (79)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 43 (1)              ; 186 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 34 (0)              ; 170 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 102 (102)                 ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 34 (0)              ; 68 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 8 (8)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 77 (10)             ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_39i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_39i:auto_generated                                                             ; cntr_39i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_t3j:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_t3j:auto_generated                                                                                      ; cntr_t3j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_69i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_69i:auto_generated                                                                            ; cntr_69i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 34 (34)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |system_ctrl_pll:u_system_ctrl_pll|                                                                                                  ; 37 (2)              ; 26 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|system_ctrl_pll:u_system_ctrl_pll                                                                                                                                                                                                                                                                                                          ; system_ctrl_pll                   ; work         ;
;       |pll:pll_inst|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst                                                                                                                                                                                                                                                                                             ; pll                               ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                     ; altpll                            ; work         ;
;             |pll_altpll:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                           ; pll_altpll                        ; work         ;
;       |system_init_delay:u_system_init_delay|                                                                                           ; 35 (35)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |TFT_display_top|system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay                                                                                                                                                                                                                                                                    ; system_init_delay                 ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; TFT_image:u0|ROM_char:ROM_char_inst|altsyncram:altsyncram_component|altsyncram_dgg1:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; ROM              ; 2048         ; 1            ; --           ; --           ; 2048   ; ../MIF/char.mif ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None            ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6l84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 34           ; 16384        ; 34           ; 557056 ; None            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TFT_display_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TFT_display_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TFT_display_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TFT_display_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TFT_display_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |TFT_display_top|sdram_control_top:comb_7|fifo_rd:sd_rd_fifo                                                                                                                                                                                                                         ; CORE/fifo_rd.v  ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |TFT_display_top|sdram_control_top:comb_7|fifo_wr:sd_wr_fifo                                                                                                                                                                                                                         ; CORE/fifo_wr.v  ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |TFT_display_top|TFT_image:u0|ROM_char:ROM_char_inst                                                                                                                                                                                                                                 ; ROM/ROM_char.v  ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |TFT_display_top|system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst                                                                                                                                                                                                                      ; PLL/pll.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control|main_state ;
+------------------+-----------------+------------------+-----------------+------------------------+
; Name             ; main_state.READ ; main_state.WRITE ; main_state.AREF ; main_state.IDLE        ;
+------------------+-----------------+------------------+-----------------+------------------------+
; main_state.IDLE  ; 0               ; 0                ; 0               ; 0                      ;
; main_state.AREF  ; 0               ; 0                ; 1               ; 1                      ;
; main_state.WRITE ; 0               ; 1                ; 0               ; 1                      ;
; main_state.READ  ; 1               ; 0                ; 0               ; 1                      ;
+------------------+-----------------+------------------+-----------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe13a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[8] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[6] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[7] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[4] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[5] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[2] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[3] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[0] ; yes                                                              ; yes                                        ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 72                                                                                                                  ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-------------------------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                                        ; Latch Enable Signal                  ; Free of Timing Hazards ;
+-------------------------------------------------------------------+--------------------------------------+------------------------+
; sdram_control_top:comb_7|sdram_control:sdram_control|ref_break_rd ; GND                                  ; yes                    ;
; sdram_control_top:comb_7|sdram_control:sdram_control|ref_break_wr ; GND                                  ; yes                    ;
; sdram_control_top:comb_7|sdram_control:sdram_control|rd_break_ref ; GND                                  ; yes                    ;
; sdram_control_top:comb_7|sdram_control:sdram_control|wr_break_ref ; GND                                  ; yes                    ;
; sdram_control_top:comb_7|sd_baddr[0]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_baddr[1]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_raddr[0]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_raddr[1]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_raddr[2]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_raddr[3]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_caddr[3]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_raddr[4]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_caddr[4]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_raddr[5]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_caddr[5]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_raddr[6]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_caddr[6]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_raddr[7]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_caddr[7]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_raddr[8]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_caddr[8]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_raddr[9]                              ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_raddr[10]                             ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_raddr[11]                             ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; sdram_control_top:comb_7|sd_raddr[12]                             ; sdram_control_top:comb_7|sd_baddr[0] ; yes                    ;
; Number of user-specified and inferred latches = 25                ;                                      ;                        ;
+-------------------------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                                                                ; Reason for Removal                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; sdram_control_top:comb_7|sdram_control:sdram_control|sdram_init:sdram_init|Command[3]                                        ; Stuck at GND due to stuck port data_in                                                          ;
; sdram_control_top:comb_7|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[2,3,6..9,11,12]                             ; Stuck at GND due to stuck port data_in                                                          ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8] ; Lost fanout                                                                                     ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8] ; Lost fanout                                                                                     ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                                     ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                                     ;
; sdram_control_top:comb_7|wr_sdram_addr[0,1]                                                                                  ; Merged with sdram_control_top:comb_7|wr_sdram_addr[2]                                           ;
; sdram_control_top:comb_7|rd_sdram_addr[0,1]                                                                                  ; Merged with sdram_control_top:comb_7|rd_sdram_addr[2]                                           ;
; sdram_control_top:comb_7|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[1,4,5]                                      ; Merged with sdram_control_top:comb_7|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[0] ;
; sdram_control_top:comb_7|wr_sdram_addr[2]                                                                                    ; Stuck at GND due to stuck port data_in                                                          ;
; sdram_control_top:comb_7|rd_sdram_addr[2]                                                                                    ; Stuck at GND due to stuck port data_in                                                          ;
; sdram_control_top:comb_7|sdram_control:sdram_control|Command[3]                                                              ; Stuck at GND due to stuck port data_in                                                          ;
; sdram_control_top:comb_7|sdram_control:sdram_control|caddr_r[0..2]                                                           ; Stuck at GND due to stuck port data_in                                                          ;
; Total Number of Removed Registers = 26                                                                                       ;                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                          ;
+---------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------+
; Register name                                                                         ; Reason for Removal        ; Registers Removed due to This Register                           ;
+---------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------+
; sdram_control_top:comb_7|wr_sdram_addr[2]                                             ; Stuck at GND              ; sdram_control_top:comb_7|sdram_control:sdram_control|caddr_r[2], ;
;                                                                                       ; due to stuck port data_in ; sdram_control_top:comb_7|sdram_control:sdram_control|caddr_r[1], ;
;                                                                                       ;                           ; sdram_control_top:comb_7|sdram_control:sdram_control|caddr_r[0]  ;
; sdram_control_top:comb_7|sdram_control:sdram_control|sdram_init:sdram_init|Command[3] ; Stuck at GND              ; sdram_control_top:comb_7|sdram_control:sdram_control|Command[3]  ;
;                                                                                       ; due to stuck port data_in ;                                                                  ;
+---------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1433  ;
; Number of registers using Synchronous Clear  ; 347   ;
; Number of registers using Synchronous Load   ; 177   ;
; Number of registers using Asynchronous Clear ; 800   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 654   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_control_top:comb_7|sdram_control:sdram_control|sdram_init:sdram_init|Command[0]                                                                                                                                                                                                                                           ; 1       ;
; sdram_control_top:comb_7|sdram_control:sdram_control|FF                                                                                                                                                                                                                                                                         ; 16      ;
; sdram_control_top:comb_7|sdram_control:sdram_control|sdram_init:sdram_init|Command[1]                                                                                                                                                                                                                                           ; 1       ;
; sdram_control_top:comb_7|sdram_control:sdram_control|sdram_init:sdram_init|Command[2]                                                                                                                                                                                                                                           ; 1       ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                                                                                                                                                                                           ; 10      ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter5a0                                                                                                                                                                                           ; 9       ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p|parity6                                                                                                                                                                                              ; 6       ;
; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity6                                                                                                                                                                                              ; 4       ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                                                                                                                                                                                           ; 6       ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter5a0                                                                                                                                                                                           ; 5       ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p|parity6                                                                                                                                                                                              ; 3       ;
; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity6                                                                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 29                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control|ref_time_cnt[1] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control|ref_cnt[6]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control|wr_cnt[14]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control|rd_cnt[1]       ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |TFT_display_top|sdram_control_top:comb_7|rd_sdram_addr[4]                            ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |TFT_display_top|sdram_control_top:comb_7|wr_sdram_addr[7]                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control|Ba[0]           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control|Sa[9]           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control|Sa[0]           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control|Command[1]      ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control|Sa[8]           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |TFT_display_top|sdram_control_top:comb_7|sdram_control:sdram_control|Sa[4]           ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |TFT_display_top|TFT_driver:u1|tft_rgb[5]                                             ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |TFT_display_top|TFT_driver:u1|tft_rgb[0]                                             ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |TFT_display_top|TFT_driver:u1|tft_rgb[12]                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                             ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                             ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                        ;
+---------------------------------------+-------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TFT_image:u0|ROM_char:ROM_char_inst|altsyncram:altsyncram_component|altsyncram_dgg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay ;
+----------------+--------------------------+--------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                     ;
+----------------+--------------------------+--------------------------------------------------------------------------+
; SYS_DELAY_TOP  ; 001001100010010110100000 ; Unsigned Binary                                                          ;
+----------------+--------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------------------------------------------+
; Parameter Name                ; Value                 ; Type                                                        ;
+-------------------------------+-----------------------+-------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                                     ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                                     ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                                     ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                                     ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                                     ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                                     ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                                     ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                                     ;
; LOCK_HIGH                     ; 1                     ; Untyped                                                     ;
; LOCK_LOW                      ; 1                     ; Untyped                                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                                     ;
; SKIP_VCO                      ; OFF                   ; Untyped                                                     ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                                     ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                                     ;
; BANDWIDTH                     ; 0                     ; Untyped                                                     ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                                     ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                                     ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                                     ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                                     ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                                     ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                                     ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                                     ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                                     ;
; CLK4_MULTIPLY_BY              ; 2                     ; Signed Integer                                              ;
; CLK3_MULTIPLY_BY              ; 12                    ; Signed Integer                                              ;
; CLK2_MULTIPLY_BY              ; 3333                  ; Signed Integer                                              ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer                                              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer                                              ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                                     ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                                     ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                                     ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                                     ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                                     ;
; CLK4_DIVIDE_BY                ; 25                    ; Signed Integer                                              ;
; CLK3_DIVIDE_BY                ; 25                    ; Signed Integer                                              ;
; CLK2_DIVIDE_BY                ; 5000                  ; Signed Integer                                              ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer                                              ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                                              ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK1_PHASE_SHIFT              ; -2500                 ; Untyped                                                     ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                                     ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                                     ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                                     ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                                     ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                                     ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                                     ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                                     ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                                     ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                                     ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                                     ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                                     ;
; CLK4_DUTY_CYCLE               ; 50                    ; Signed Integer                                              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer                                              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                                              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                                              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                                     ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                                     ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                                     ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                                     ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                                     ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                                     ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                                     ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                                     ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                                     ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                                     ;
; VCO_MIN                       ; 0                     ; Untyped                                                     ;
; VCO_MAX                       ; 0                     ; Untyped                                                     ;
; VCO_CENTER                    ; 0                     ; Untyped                                                     ;
; PFD_MIN                       ; 0                     ; Untyped                                                     ;
; PFD_MAX                       ; 0                     ; Untyped                                                     ;
; M_INITIAL                     ; 0                     ; Untyped                                                     ;
; M                             ; 0                     ; Untyped                                                     ;
; N                             ; 1                     ; Untyped                                                     ;
; M2                            ; 1                     ; Untyped                                                     ;
; N2                            ; 1                     ; Untyped                                                     ;
; SS                            ; 1                     ; Untyped                                                     ;
; C0_HIGH                       ; 0                     ; Untyped                                                     ;
; C1_HIGH                       ; 0                     ; Untyped                                                     ;
; C2_HIGH                       ; 0                     ; Untyped                                                     ;
; C3_HIGH                       ; 0                     ; Untyped                                                     ;
; C4_HIGH                       ; 0                     ; Untyped                                                     ;
; C5_HIGH                       ; 0                     ; Untyped                                                     ;
; C6_HIGH                       ; 0                     ; Untyped                                                     ;
; C7_HIGH                       ; 0                     ; Untyped                                                     ;
; C8_HIGH                       ; 0                     ; Untyped                                                     ;
; C9_HIGH                       ; 0                     ; Untyped                                                     ;
; C0_LOW                        ; 0                     ; Untyped                                                     ;
; C1_LOW                        ; 0                     ; Untyped                                                     ;
; C2_LOW                        ; 0                     ; Untyped                                                     ;
; C3_LOW                        ; 0                     ; Untyped                                                     ;
; C4_LOW                        ; 0                     ; Untyped                                                     ;
; C5_LOW                        ; 0                     ; Untyped                                                     ;
; C6_LOW                        ; 0                     ; Untyped                                                     ;
; C7_LOW                        ; 0                     ; Untyped                                                     ;
; C8_LOW                        ; 0                     ; Untyped                                                     ;
; C9_LOW                        ; 0                     ; Untyped                                                     ;
; C0_INITIAL                    ; 0                     ; Untyped                                                     ;
; C1_INITIAL                    ; 0                     ; Untyped                                                     ;
; C2_INITIAL                    ; 0                     ; Untyped                                                     ;
; C3_INITIAL                    ; 0                     ; Untyped                                                     ;
; C4_INITIAL                    ; 0                     ; Untyped                                                     ;
; C5_INITIAL                    ; 0                     ; Untyped                                                     ;
; C6_INITIAL                    ; 0                     ; Untyped                                                     ;
; C7_INITIAL                    ; 0                     ; Untyped                                                     ;
; C8_INITIAL                    ; 0                     ; Untyped                                                     ;
; C9_INITIAL                    ; 0                     ; Untyped                                                     ;
; C0_MODE                       ; BYPASS                ; Untyped                                                     ;
; C1_MODE                       ; BYPASS                ; Untyped                                                     ;
; C2_MODE                       ; BYPASS                ; Untyped                                                     ;
; C3_MODE                       ; BYPASS                ; Untyped                                                     ;
; C4_MODE                       ; BYPASS                ; Untyped                                                     ;
; C5_MODE                       ; BYPASS                ; Untyped                                                     ;
; C6_MODE                       ; BYPASS                ; Untyped                                                     ;
; C7_MODE                       ; BYPASS                ; Untyped                                                     ;
; C8_MODE                       ; BYPASS                ; Untyped                                                     ;
; C9_MODE                       ; BYPASS                ; Untyped                                                     ;
; C0_PH                         ; 0                     ; Untyped                                                     ;
; C1_PH                         ; 0                     ; Untyped                                                     ;
; C2_PH                         ; 0                     ; Untyped                                                     ;
; C3_PH                         ; 0                     ; Untyped                                                     ;
; C4_PH                         ; 0                     ; Untyped                                                     ;
; C5_PH                         ; 0                     ; Untyped                                                     ;
; C6_PH                         ; 0                     ; Untyped                                                     ;
; C7_PH                         ; 0                     ; Untyped                                                     ;
; C8_PH                         ; 0                     ; Untyped                                                     ;
; C9_PH                         ; 0                     ; Untyped                                                     ;
; L0_HIGH                       ; 1                     ; Untyped                                                     ;
; L1_HIGH                       ; 1                     ; Untyped                                                     ;
; G0_HIGH                       ; 1                     ; Untyped                                                     ;
; G1_HIGH                       ; 1                     ; Untyped                                                     ;
; G2_HIGH                       ; 1                     ; Untyped                                                     ;
; G3_HIGH                       ; 1                     ; Untyped                                                     ;
; E0_HIGH                       ; 1                     ; Untyped                                                     ;
; E1_HIGH                       ; 1                     ; Untyped                                                     ;
; E2_HIGH                       ; 1                     ; Untyped                                                     ;
; E3_HIGH                       ; 1                     ; Untyped                                                     ;
; L0_LOW                        ; 1                     ; Untyped                                                     ;
; L1_LOW                        ; 1                     ; Untyped                                                     ;
; G0_LOW                        ; 1                     ; Untyped                                                     ;
; G1_LOW                        ; 1                     ; Untyped                                                     ;
; G2_LOW                        ; 1                     ; Untyped                                                     ;
; G3_LOW                        ; 1                     ; Untyped                                                     ;
; E0_LOW                        ; 1                     ; Untyped                                                     ;
; E1_LOW                        ; 1                     ; Untyped                                                     ;
; E2_LOW                        ; 1                     ; Untyped                                                     ;
; E3_LOW                        ; 1                     ; Untyped                                                     ;
; L0_INITIAL                    ; 1                     ; Untyped                                                     ;
; L1_INITIAL                    ; 1                     ; Untyped                                                     ;
; G0_INITIAL                    ; 1                     ; Untyped                                                     ;
; G1_INITIAL                    ; 1                     ; Untyped                                                     ;
; G2_INITIAL                    ; 1                     ; Untyped                                                     ;
; G3_INITIAL                    ; 1                     ; Untyped                                                     ;
; E0_INITIAL                    ; 1                     ; Untyped                                                     ;
; E1_INITIAL                    ; 1                     ; Untyped                                                     ;
; E2_INITIAL                    ; 1                     ; Untyped                                                     ;
; E3_INITIAL                    ; 1                     ; Untyped                                                     ;
; L0_MODE                       ; BYPASS                ; Untyped                                                     ;
; L1_MODE                       ; BYPASS                ; Untyped                                                     ;
; G0_MODE                       ; BYPASS                ; Untyped                                                     ;
; G1_MODE                       ; BYPASS                ; Untyped                                                     ;
; G2_MODE                       ; BYPASS                ; Untyped                                                     ;
; G3_MODE                       ; BYPASS                ; Untyped                                                     ;
; E0_MODE                       ; BYPASS                ; Untyped                                                     ;
; E1_MODE                       ; BYPASS                ; Untyped                                                     ;
; E2_MODE                       ; BYPASS                ; Untyped                                                     ;
; E3_MODE                       ; BYPASS                ; Untyped                                                     ;
; L0_PH                         ; 0                     ; Untyped                                                     ;
; L1_PH                         ; 0                     ; Untyped                                                     ;
; G0_PH                         ; 0                     ; Untyped                                                     ;
; G1_PH                         ; 0                     ; Untyped                                                     ;
; G2_PH                         ; 0                     ; Untyped                                                     ;
; G3_PH                         ; 0                     ; Untyped                                                     ;
; E0_PH                         ; 0                     ; Untyped                                                     ;
; E1_PH                         ; 0                     ; Untyped                                                     ;
; E2_PH                         ; 0                     ; Untyped                                                     ;
; E3_PH                         ; 0                     ; Untyped                                                     ;
; M_PH                          ; 0                     ; Untyped                                                     ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                                     ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                                     ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                                     ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                                     ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                                     ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                                     ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                                     ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                                     ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                                     ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                                     ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                                     ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                                     ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                                     ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                                     ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                                     ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                                     ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                                     ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                                     ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                                     ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                                     ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                                     ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                                     ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                                     ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                                     ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                                     ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                                                     ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                                                     ;
; PORT_CLK4                     ; PORT_USED             ; Untyped                                                     ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                                     ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                                                     ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                                     ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                                     ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                                     ;
; DEVICE_FAMILY                 ; Cyclone V             ; Untyped                                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                                     ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                                              ;
+-------------------------------+-----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:comb_7 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; C_NOP          ; 0111  ; Unsigned Binary                              ;
; C_PRE          ; 0010  ; Unsigned Binary                              ;
; C_AREF         ; 0001  ; Unsigned Binary                              ;
; C_MSET         ; 0000  ; Unsigned Binary                              ;
; C_ACT          ; 0011  ; Unsigned Binary                              ;
; C_RD           ; 0101  ; Unsigned Binary                              ;
; C_WR           ; 0100  ; Unsigned Binary                              ;
; INIT_PRE       ; 20000 ; Signed Integer                               ;
; REF_PRE        ; 3     ; Signed Integer                               ;
; REF_REF        ; 10    ; Signed Integer                               ;
; AUTO_REF       ; 1560  ; Signed Integer                               ;
; LMR_ACT        ; 2     ; Signed Integer                               ;
; WR_PRE         ; 2     ; Signed Integer                               ;
; SC_RCD         ; 3     ; Signed Integer                               ;
; SC_CL          ; 3     ; Signed Integer                               ;
; SC_BL          ; 8     ; Signed Integer                               ;
; OP_CODE        ; 0     ; Unsigned Binary                              ;
; SDR_BL         ; 011   ; Unsigned Binary                              ;
; SDR_BT         ; 0     ; Unsigned Binary                              ;
; SDR_CL         ; 011   ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:comb_7|sdram_control:sdram_control ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; C_NOP          ; 0111  ; Unsigned Binary                                                          ;
; C_PRE          ; 0010  ; Unsigned Binary                                                          ;
; C_AREF         ; 0001  ; Unsigned Binary                                                          ;
; C_MSET         ; 0000  ; Unsigned Binary                                                          ;
; C_ACT          ; 0011  ; Unsigned Binary                                                          ;
; C_RD           ; 0101  ; Unsigned Binary                                                          ;
; C_WR           ; 0100  ; Unsigned Binary                                                          ;
; INIT_PRE       ; 20000 ; Signed Integer                                                           ;
; REF_PRE        ; 3     ; Signed Integer                                                           ;
; REF_REF        ; 10    ; Signed Integer                                                           ;
; AUTO_REF       ; 1560  ; Signed Integer                                                           ;
; LMR_ACT        ; 2     ; Signed Integer                                                           ;
; WR_PRE         ; 2     ; Signed Integer                                                           ;
; SC_RCD         ; 3     ; Signed Integer                                                           ;
; SC_CL          ; 3     ; Signed Integer                                                           ;
; SC_BL          ; 8     ; Signed Integer                                                           ;
; OP_CODE        ; 0     ; Unsigned Binary                                                          ;
; SDR_BL         ; 011   ; Unsigned Binary                                                          ;
; SDR_BT         ; 0     ; Unsigned Binary                                                          ;
; SDR_CL         ; 011   ; Unsigned Binary                                                          ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:comb_7|sdram_control:sdram_control|sdram_init:sdram_init ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; C_NOP          ; 0111  ; Unsigned Binary                                                                                ;
; C_PRE          ; 0010  ; Unsigned Binary                                                                                ;
; C_AREF         ; 0001  ; Unsigned Binary                                                                                ;
; C_MSET         ; 0000  ; Unsigned Binary                                                                                ;
; C_ACT          ; 0011  ; Unsigned Binary                                                                                ;
; C_RD           ; 0101  ; Unsigned Binary                                                                                ;
; C_WR           ; 0100  ; Unsigned Binary                                                                                ;
; INIT_PRE       ; 20000 ; Signed Integer                                                                                 ;
; REF_PRE        ; 3     ; Signed Integer                                                                                 ;
; REF_REF        ; 10    ; Signed Integer                                                                                 ;
; AUTO_REF       ; 1560  ; Signed Integer                                                                                 ;
; LMR_ACT        ; 2     ; Signed Integer                                                                                 ;
; WR_PRE         ; 2     ; Signed Integer                                                                                 ;
; SC_RCD         ; 3     ; Signed Integer                                                                                 ;
; SC_CL          ; 3     ; Signed Integer                                                                                 ;
; SC_BL          ; 8     ; Signed Integer                                                                                 ;
; OP_CODE        ; 0     ; Unsigned Binary                                                                                ;
; SDR_BL         ; 011   ; Unsigned Binary                                                                                ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                                ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                                ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_0or1 ; Untyped                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_0or1 ; Untyped                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TFT_image:u0   ;
+----------------+--------------------------+-----------------+
; Parameter Name ; Value                    ; Type            ;
+----------------+--------------------------+-----------------+
; clk_div        ; 111111100000111100010000 ; Unsigned Binary ;
+----------------+--------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TFT_image:u0|ROM_char:ROM_char_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; ../MIF/char.mif      ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_dgg1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TFT_driver:u1 ;
+------------------+-------------+---------------------------+
; Parameter Name   ; Value       ; Type                      ;
+------------------+-------------+---------------------------+
; H_SYNC           ; 00010000000 ; Unsigned Binary           ;
; H_BACK           ; 00001011000 ; Unsigned Binary           ;
; H_DISP           ; 01100100000 ; Unsigned Binary           ;
; H_FRONT          ; 00000101000 ; Unsigned Binary           ;
; H_TOTAL          ; 10000100000 ; Unsigned Binary           ;
; V_SYNC           ; 00000000010 ; Unsigned Binary           ;
; V_BACK           ; 00000100001 ; Unsigned Binary           ;
; V_DISP           ; 00111100000 ; Unsigned Binary           ;
; V_FRONT          ; 00000001010 ; Unsigned Binary           ;
; V_TOTAL          ; 01000001101 ; Unsigned Binary           ;
; X_START          ; 00000000000 ; Unsigned Binary           ;
; X_ZOOM           ; 01100100000 ; Unsigned Binary           ;
; Y_START          ; 00000000000 ; Unsigned Binary           ;
; Y_ZOOM           ; 00111100000 ; Unsigned Binary           ;
; X_START_veneno   ; 01011100100 ; Unsigned Binary           ;
; X_ZOOM_veneno    ; 00000110000 ; Unsigned Binary           ;
; Y_START_veneno   ; 00000011110 ; Unsigned Binary           ;
; Y_ZOOM_veneno    ; 00000010000 ; Unsigned Binary           ;
; X_START_xiaofang ; 01011000100 ; Unsigned Binary           ;
; X_ZOOM_xiaofang  ; 00000100000 ; Unsigned Binary           ;
; Y_START_xiaofang ; 00000011110 ; Unsigned Binary           ;
; Y_ZOOM_xiaofang  ; 00000010000 ; Unsigned Binary           ;
; X_START_num      ; 01010111100 ; Unsigned Binary           ;
; X_ZOOM_num       ; 00000001000 ; Unsigned Binary           ;
; Y_START_num      ; 00000011110 ; Unsigned Binary           ;
; Y_ZOOM_num       ; 00000010000 ; Unsigned Binary           ;
; X_START_image    ; 00000000000 ; Unsigned Binary           ;
; X_ZOOM_image     ; 01010000000 ; Unsigned Binary           ;
; Y_START_image    ; 00000000000 ; Unsigned Binary           ;
; Y_ZOOM_image     ; 00111100000 ; Unsigned Binary           ;
+------------------+-------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                       ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                              ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 34                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 34                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 16384                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 16384                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 130                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 34                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                           ;
+-------------------------------+------------------------------------------------------------------------+
; Name                          ; Value                                                                  ;
+-------------------------------+------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                      ;
; Entity Instance               ; system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                      ;
+-------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                     ;
+----------------------------+---------------------------------------------------------------------+
; Name                       ; Value                                                               ;
+----------------------------+---------------------------------------------------------------------+
; Number of entity instances ; 2                                                                   ;
; Entity Instance            ; sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 16                                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                  ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 16                                                                  ;
;     -- LPM_NUMWORDS        ; 256                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                  ;
;     -- USE_EAB             ; ON                                                                  ;
+----------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                   ;
; Entity Instance                           ; TFT_image:u0|ROM_char:ROM_char_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 1                                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TFT_driver:u1"                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tft_req ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TFT_image:u0|ROM_9:ROM_9_inst"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (7 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TFT_image:u0|ROM_8:ROM_8_inst"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (7 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TFT_image:u0|ROM_7:ROM_7_inst"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (7 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TFT_image:u0|ROM_6:ROM_6_inst"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (7 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TFT_image:u0|ROM_5:ROM_5_inst"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (7 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TFT_image:u0|ROM_4:ROM_4_inst"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (7 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TFT_image:u0|ROM_3:ROM_3_inst"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (7 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TFT_image:u0|ROM_2:ROM_2_inst"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (7 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TFT_image:u0|ROM_1:ROM_1_inst"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (7 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TFT_image:u0|ROM_0:ROM_0_inst"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (7 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TFT_image:u0|ROM_char:ROM_char_inst"                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (14 bits) is wider than the input port (11 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:comb_7|fifo_rd:sd_rd_fifo"                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull        ; Output ; Info     ; Explicitly unconnected                                                              ;
; wrusedw[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo" ;
+---------+--------+----------+-------------------------------------------+
; Port    ; Type   ; Severity ; Details                                   ;
+---------+--------+----------+-------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                    ;
+---------+--------+----------+-------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:comb_7|sdram_control:sdram_control" ;
+--------------+-------+----------+------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                        ;
+--------------+-------+----------+------------------------------------------------+
; Caddr[12..9] ; Input ; Info     ; Stuck at GND                                   ;
+--------------+-------+----------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:comb_7"                                                                                                                                                                         ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Wr_addr             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Wr_addr[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Wr_max_addr         ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "Wr_max_addr[23..22]" will be connected to GND.                            ;
; Wr_max_addr[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Wr_max_addr[21..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Wr_max_addr[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Wr_max_addr[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Wr_max_addr[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Wr_max_addr[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Wr_max_addr[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Wr_full             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; Wr_use              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; Rd_addr             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Rd_addr[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Rd_max_addr         ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "Rd_max_addr[23..22]" will be connected to GND.                            ;
; Rd_max_addr[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Rd_max_addr[21..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Rd_max_addr[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Rd_max_addr[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Rd_max_addr[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Rd_max_addr[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; Rd_max_addr[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; Rd_empty            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; Rd_use              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay" ;
+-------+-------+----------+--------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                  ;
+-------+-------+----------+--------------------------------------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                                                             ;
+-------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_ctrl_pll:u_system_ctrl_pll"                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; clk_c4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 34                  ; 34               ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 526                         ;
;     CLR               ; 190                         ;
;     CLR SCLR          ; 108                         ;
;     ENA               ; 14                          ;
;     ENA CLR           ; 74                          ;
;     ENA CLR SCLR      ; 100                         ;
;     ENA SCLR          ; 4                           ;
;     SLD               ; 24                          ;
;     plain             ; 12                          ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 793                         ;
;     arith             ; 288                         ;
;         1 data inputs ; 264                         ;
;         2 data inputs ; 1                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 22                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 488                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 51                          ;
;         4 data inputs ; 85                          ;
;         5 data inputs ; 100                         ;
;         6 data inputs ; 184                         ;
;     shared            ; 16                          ;
;         2 data inputs ; 16                          ;
; boundary_port         ; 97                          ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 33                          ;
;                       ;                             ;
; Max LUT depth         ; 6.50                        ;
; Average LUT depth     ; 3.08                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                     ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                         ; Details ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; TFT_image:u0|image_data[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[0]            ; N/A     ;
; TFT_image:u0|image_data[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[0]            ; N/A     ;
; TFT_image:u0|image_data[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[10]           ; N/A     ;
; TFT_image:u0|image_data[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[10]           ; N/A     ;
; TFT_image:u0|image_data[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[11]           ; N/A     ;
; TFT_image:u0|image_data[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[11]           ; N/A     ;
; TFT_image:u0|image_data[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[12]           ; N/A     ;
; TFT_image:u0|image_data[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[12]           ; N/A     ;
; TFT_image:u0|image_data[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[13]           ; N/A     ;
; TFT_image:u0|image_data[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[13]           ; N/A     ;
; TFT_image:u0|image_data[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[14]           ; N/A     ;
; TFT_image:u0|image_data[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[14]           ; N/A     ;
; TFT_image:u0|image_data[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[15]           ; N/A     ;
; TFT_image:u0|image_data[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[15]           ; N/A     ;
; TFT_image:u0|image_data[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[1]            ; N/A     ;
; TFT_image:u0|image_data[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[1]            ; N/A     ;
; TFT_image:u0|image_data[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[2]            ; N/A     ;
; TFT_image:u0|image_data[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[2]            ; N/A     ;
; TFT_image:u0|image_data[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[3]            ; N/A     ;
; TFT_image:u0|image_data[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[3]            ; N/A     ;
; TFT_image:u0|image_data[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[4]            ; N/A     ;
; TFT_image:u0|image_data[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[4]            ; N/A     ;
; TFT_image:u0|image_data[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[5]            ; N/A     ;
; TFT_image:u0|image_data[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[5]            ; N/A     ;
; TFT_image:u0|image_data[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[6]            ; N/A     ;
; TFT_image:u0|image_data[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[6]            ; N/A     ;
; TFT_image:u0|image_data[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[7]            ; N/A     ;
; TFT_image:u0|image_data[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[7]            ; N/A     ;
; TFT_image:u0|image_data[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[8]            ; N/A     ;
; TFT_image:u0|image_data[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[8]            ; N/A     ;
; TFT_image:u0|image_data[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[9]            ; N/A     ;
; TFT_image:u0|image_data[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram|q_b[9]            ; N/A     ;
; TFT_image:u0|tft_req_image                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p|cntr_cout[0]~1 ; N/A     ;
; TFT_image:u0|tft_req_image                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sdram_control_top:comb_7|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p|cntr_cout[0]~1 ; N/A     ;
; clk_50m                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_50m                                                                                                                                   ; N/A     ;
; image_generate:image_generator|data_en      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|en                                                                                                         ; N/A     ;
; image_generate:image_generator|data_en      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|en                                                                                                         ; N/A     ;
; image_generate:image_generator|data_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|WideOr0~0                                                                                                  ; N/A     ;
; image_generate:image_generator|data_out[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|WideOr0~0                                                                                                  ; N/A     ;
; image_generate:image_generator|data_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[2]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[2]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[1]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[1]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[1]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[1]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[1]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[1]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[1]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[1]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[1]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[1]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|WideOr0~0                                                                                                  ; N/A     ;
; image_generate:image_generator|data_out[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|WideOr0~0                                                                                                  ; N/A     ;
; image_generate:image_generator|data_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|WideOr0~0                                                                                                  ; N/A     ;
; image_generate:image_generator|data_out[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|WideOr0~0                                                                                                  ; N/A     ;
; image_generate:image_generator|data_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|WideOr0~0                                                                                                  ; N/A     ;
; image_generate:image_generator|data_out[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|WideOr0~0                                                                                                  ; N/A     ;
; image_generate:image_generator|data_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|WideOr0~0                                                                                                  ; N/A     ;
; image_generate:image_generator|data_out[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|WideOr0~0                                                                                                  ; N/A     ;
; image_generate:image_generator|data_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[2]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[2]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[2]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[2]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[2]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[2]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[2]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[2]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[2]                                                                                                ; N/A     ;
; image_generate:image_generator|data_out[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; image_generate:image_generator|data_cnt[2]                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                       ; N/A     ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Nov 23 14:17:06 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TFT_display -c TFT_display
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_char.v
    Info (12023): Found entity 1: ROM_char File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_char.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tft/tft_image.v
    Info (12023): Found entity 1: TFT_image File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tft/tft_driver.v
    Info (12023): Found entity 1: TFT_driver File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tft/tft_display_top.v
    Info (12023): Found entity 1: TFT_display_top File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_init.v
    Info (12023): Found entity 1: sdram_init File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_init.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control_top.v
    Info (12023): Found entity 1: sdram_control_top File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram/sdram_control.v
    Info (12023): Found entity 1: sdram_control File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/image/image_generate.v
    Info (12023): Found entity 1: image_generate File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/IMAGE/image_generate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll/system_init_delay.v
    Info (12023): Found entity 1: system_init_delay File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/system_init_delay.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file pll/system_ctrl_pll.v
    Info (12023): Found entity 1: system_ctrl_pll File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/system_ctrl_pll.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll.v
    Info (12023): Found entity 1: pll File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file core/fifo_wr.v
    Info (12023): Found entity 1: fifo_wr File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/CORE/fifo_wr.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file core/fifo_rd.v
    Info (12023): Found entity 1: fifo_rd File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/CORE/fifo_rd.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_0.v
    Info (12023): Found entity 1: ROM_0 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_0.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_1.v
    Info (12023): Found entity 1: ROM_1 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_2.v
    Info (12023): Found entity 1: ROM_2 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_3.v
    Info (12023): Found entity 1: ROM_3 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_4.v
    Info (12023): Found entity 1: ROM_4 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_5.v
    Info (12023): Found entity 1: ROM_5 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_6.v
    Info (12023): Found entity 1: ROM_6 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_7.v
    Info (12023): Found entity 1: ROM_7 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_7.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_8.v
    Info (12023): Found entity 1: ROM_8 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_9.v
    Info (12023): Found entity 1: ROM_9 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_9.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at TFT_display_top.v(148): created implicit net for "tft_req_image" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v Line: 148
Critical Warning (10846): Verilog HDL Instantiation warning at TFT_display_top.v(111): instance has no name File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v Line: 111
Info (12127): Elaborating entity "TFT_display_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at TFT_display_top.v(72): object "clk_read" assigned a value but never read File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v Line: 72
Info (12128): Elaborating entity "system_ctrl_pll" for hierarchy "system_ctrl_pll:u_system_ctrl_pll" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v Line: 48
Info (12128): Elaborating entity "system_init_delay" for hierarchy "system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/system_ctrl_pll.v Line: 80
Info (12128): Elaborating entity "pll" for hierarchy "system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/system_ctrl_pll.v Line: 97
Info (12128): Elaborating entity "altpll" for hierarchy "system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/pll.v Line: 119
Info (12130): Elaborated megafunction instantiation "system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/pll.v Line: 119
Info (12133): Instantiated megafunction "system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component" with the following parameter: File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/PLL/pll.v Line: 119
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2500"
    Info (12134): Parameter "clk2_divide_by" = "5000"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3333"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "25"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "12"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "25"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "2"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "image_generate" for hierarchy "image_generate:image_generator" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v Line: 60
Info (12128): Elaborating entity "sdram_control_top" for hierarchy "sdram_control_top:comb_7" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v Line: 111
Warning (10230): Verilog HDL assignment warning at sdram_control_top.v(165): truncated value with size 32 to match size of target (24) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 165
Warning (10230): Verilog HDL assignment warning at sdram_control_top.v(182): truncated value with size 32 to match size of target (24) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 182
Warning (10240): Verilog HDL Always Construct warning at sdram_control_top.v(217): inferring latch(es) for variable "sd_caddr", which holds its previous value in one or more paths through the always construct File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 217
Warning (10240): Verilog HDL Always Construct warning at sdram_control_top.v(230): inferring latch(es) for variable "sd_raddr", which holds its previous value in one or more paths through the always construct File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 230
Warning (10240): Verilog HDL Always Construct warning at sdram_control_top.v(243): inferring latch(es) for variable "sd_baddr", which holds its previous value in one or more paths through the always construct File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 243
Info (10041): Inferred latch for "sd_baddr[0]" at sdram_control_top.v(245) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 245
Info (10041): Inferred latch for "sd_baddr[1]" at sdram_control_top.v(245) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 245
Info (10041): Inferred latch for "sd_raddr[0]" at sdram_control_top.v(232) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
Info (10041): Inferred latch for "sd_raddr[1]" at sdram_control_top.v(232) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
Info (10041): Inferred latch for "sd_raddr[2]" at sdram_control_top.v(232) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
Info (10041): Inferred latch for "sd_raddr[3]" at sdram_control_top.v(232) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
Info (10041): Inferred latch for "sd_raddr[4]" at sdram_control_top.v(232) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
Info (10041): Inferred latch for "sd_raddr[5]" at sdram_control_top.v(232) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
Info (10041): Inferred latch for "sd_raddr[6]" at sdram_control_top.v(232) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
Info (10041): Inferred latch for "sd_raddr[7]" at sdram_control_top.v(232) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
Info (10041): Inferred latch for "sd_raddr[8]" at sdram_control_top.v(232) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
Info (10041): Inferred latch for "sd_raddr[9]" at sdram_control_top.v(232) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
Info (10041): Inferred latch for "sd_raddr[10]" at sdram_control_top.v(232) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
Info (10041): Inferred latch for "sd_raddr[11]" at sdram_control_top.v(232) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
Info (10041): Inferred latch for "sd_raddr[12]" at sdram_control_top.v(232) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
Info (10041): Inferred latch for "sd_caddr[0]" at sdram_control_top.v(219) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
Info (10041): Inferred latch for "sd_caddr[1]" at sdram_control_top.v(219) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
Info (10041): Inferred latch for "sd_caddr[2]" at sdram_control_top.v(219) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
Info (10041): Inferred latch for "sd_caddr[3]" at sdram_control_top.v(219) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
Info (10041): Inferred latch for "sd_caddr[4]" at sdram_control_top.v(219) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
Info (10041): Inferred latch for "sd_caddr[5]" at sdram_control_top.v(219) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
Info (10041): Inferred latch for "sd_caddr[6]" at sdram_control_top.v(219) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
Info (10041): Inferred latch for "sd_caddr[7]" at sdram_control_top.v(219) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
Info (10041): Inferred latch for "sd_caddr[8]" at sdram_control_top.v(219) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
Info (10041): Inferred latch for "sd_caddr[9]" at sdram_control_top.v(219) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
Info (10041): Inferred latch for "sd_caddr[10]" at sdram_control_top.v(219) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
Info (10041): Inferred latch for "sd_caddr[11]" at sdram_control_top.v(219) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
Info (10041): Inferred latch for "sd_caddr[12]" at sdram_control_top.v(219) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
Info (12128): Elaborating entity "sdram_control" for hierarchy "sdram_control_top:comb_7|sdram_control:sdram_control" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 122
Info (10264): Verilog HDL Case Statement information at sdram_control.v(533): all case item expressions in this case statement are onehot File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v Line: 533
Info (10264): Verilog HDL Case Statement information at sdram_control.v(565): all case item expressions in this case statement are onehot File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v Line: 565
Info (10264): Verilog HDL Case Statement information at sdram_control.v(599): all case item expressions in this case statement are onehot File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v Line: 599
Info (10041): Inferred latch for "rd_break_ref" at sdram_control.v(525) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v Line: 525
Info (10041): Inferred latch for "wr_break_ref" at sdram_control.v(521) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v Line: 521
Info (10041): Inferred latch for "ref_break_rd" at sdram_control.v(517) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v Line: 517
Info (10041): Inferred latch for "ref_break_wr" at sdram_control.v(513) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v Line: 513
Info (12128): Elaborating entity "sdram_init" for hierarchy "sdram_control_top:comb_7|sdram_control:sdram_control|sdram_init:sdram_init" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control.v Line: 117
Info (12128): Elaborating entity "fifo_wr" for hierarchy "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 137
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/CORE/fifo_wr.v Line: 96
Info (12130): Elaborated megafunction instantiation "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/CORE/fifo_wr.v Line: 96
Info (12133): Instantiated megafunction "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component" with the following parameter: File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/CORE/fifo_wr.v Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_0or1.tdf
    Info (12023): Found entity 1: dcfifo_0or1 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_0or1" for hierarchy "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf
    Info (12023): Found entity 1: a_gray2bin_g9b File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/a_gray2bin_g9b.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_g9b" for hierarchy "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf
    Info (12023): Found entity 1: a_graycounter_fu6 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/a_graycounter_fu6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_fu6" for hierarchy "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf
    Info (12023): Found entity 1: a_graycounter_bcc File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/a_graycounter_bcc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_bcc" for hierarchy "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tua1.tdf
    Info (12023): Found entity 1: altsyncram_tua1 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/altsyncram_tua1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tua1" for hierarchy "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_tua1:fifo_ram" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:rdaclr" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dffpipe_gd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_brp" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2ol File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/alt_synch_pipe_2ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_2ol" for hierarchy "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dffpipe_jd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/alt_synch_pipe_2ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3ol File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/alt_synch_pipe_3ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_3ol" for hierarchy "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dffpipe_kd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/alt_synch_pipe_3ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cmpr_1v5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "sdram_control_top:comb_7|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|cmpr_1v5:rdempty_eq_comp" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/dcfifo_0or1.tdf Line: 84
Info (12128): Elaborating entity "fifo_rd" for hierarchy "sdram_control_top:comb_7|fifo_rd:sd_rd_fifo" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 152
Info (12128): Elaborating entity "TFT_image" for hierarchy "TFT_image:u0" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v Line: 152
Warning (10230): Verilog HDL assignment warning at TFT_image.v(157): truncated value with size 32 to match size of target (14) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v Line: 157
Warning (10230): Verilog HDL assignment warning at TFT_image.v(160): truncated value with size 32 to match size of target (14) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v Line: 160
Warning (10230): Verilog HDL assignment warning at TFT_image.v(163): truncated value with size 32 to match size of target (14) File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v Line: 163
Info (10264): Verilog HDL Case Statement information at TFT_image.v(166): all case item expressions in this case statement are onehot File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v Line: 166
Info (12128): Elaborating entity "ROM_char" for hierarchy "TFT_image:u0|ROM_char:ROM_char_inst" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v Line: 82
Info (12128): Elaborating entity "altsyncram" for hierarchy "TFT_image:u0|ROM_char:ROM_char_inst|altsyncram:altsyncram_component" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_char.v Line: 81
Info (12130): Elaborated megafunction instantiation "TFT_image:u0|ROM_char:ROM_char_inst|altsyncram:altsyncram_component" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_char.v Line: 81
Info (12133): Instantiated megafunction "TFT_image:u0|ROM_char:ROM_char_inst|altsyncram:altsyncram_component" with the following parameter: File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/ROM/ROM_char.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../MIF/char.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dgg1.tdf
    Info (12023): Found entity 1: altsyncram_dgg1 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/altsyncram_dgg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dgg1" for hierarchy "TFT_image:u0|ROM_char:ROM_char_inst|altsyncram:altsyncram_component|altsyncram_dgg1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ROM_0" for hierarchy "TFT_image:u0|ROM_0:ROM_0_inst" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v Line: 90
Info (12128): Elaborating entity "ROM_1" for hierarchy "TFT_image:u0|ROM_1:ROM_1_inst" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v Line: 97
Info (12128): Elaborating entity "ROM_2" for hierarchy "TFT_image:u0|ROM_2:ROM_2_inst" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v Line: 104
Info (12128): Elaborating entity "ROM_3" for hierarchy "TFT_image:u0|ROM_3:ROM_3_inst" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v Line: 111
Info (12128): Elaborating entity "ROM_4" for hierarchy "TFT_image:u0|ROM_4:ROM_4_inst" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v Line: 118
Info (12128): Elaborating entity "ROM_5" for hierarchy "TFT_image:u0|ROM_5:ROM_5_inst" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v Line: 125
Info (12128): Elaborating entity "ROM_6" for hierarchy "TFT_image:u0|ROM_6:ROM_6_inst" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v Line: 132
Info (12128): Elaborating entity "ROM_7" for hierarchy "TFT_image:u0|ROM_7:ROM_7_inst" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v Line: 139
Info (12128): Elaborating entity "ROM_8" for hierarchy "TFT_image:u0|ROM_8:ROM_8_inst" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v Line: 146
Info (12128): Elaborating entity "ROM_9" for hierarchy "TFT_image:u0|ROM_9:ROM_9_inst" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_image.v Line: 153
Info (12128): Elaborating entity "TFT_driver" for hierarchy "TFT_driver:u1" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v Line: 181
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6l84.tdf
    Info (12023): Found entity 1: altsyncram_6l84 File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/altsyncram_6l84.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/decode_5la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/mux_4hb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf
    Info (12023): Found entity 1: mux_jlc File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/mux_jlc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf
    Info (12023): Found entity 1: cntr_39i File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cntr_39i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cmpr_e9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf
    Info (12023): Found entity 1: cntr_t3j File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cntr_t3j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf
    Info (12023): Found entity 1: cntr_69i File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cntr_69i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.11.23.14:17:23 Progress: Loading sldb733b3aa/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb733b3aa/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/ip/sldb733b3aa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_generic_pll5_outclk" File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/db/pll_altpll.v Line: 122
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch sdram_control_top:comb_7|sd_baddr[0] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_baddr[1] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 245
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_raddr[0] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_raddr[1] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_raddr[2] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_raddr[3] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_caddr[3] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_raddr[4] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_caddr[4] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_raddr[5] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_caddr[5] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_raddr[6] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_caddr[6] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_raddr[7] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_caddr[7] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_raddr[8] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_caddr[8] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 219
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_raddr[9] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_raddr[10] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_raddr[11] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13012): Latch sdram_control_top:comb_7|sd_raddr[12] has unsafe behavior File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 232
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:comb_7|LessThan0~synth File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/SDRAM/sdram_control_top.v Line: 189
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cs_n" is stuck at GND File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v Line: 8
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v Line: 12
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/RTL/TFT/TFT_display_top.v Line: 12
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/output_files/TFT_display.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 101 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 19 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2214 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 46 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 2041 logic cells
    Info (21064): Implemented 101 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 4956 megabytes
    Info: Processing ended: Sat Nov 23 14:17:33 2019
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/FPGA/Code/DE1-SoC/Peripheral/TFT/SDRAM_TFT/output_files/TFT_display.map.smsg.


