// Seed: 217556367
module module_0 (
    input id_0,
    input id_1,
    output supply1 id_2
);
  assign id_2[1] = id_0;
  reg id_3;
  initial begin
    id_3 <= 1'b0;
  end
  type_6(
      1, 1
  );
endmodule
