<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="dj/testbench/dj_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="dj/testbench/dj_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="dj/testbench/dj_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="dj/testbench/dj_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="dj/testbench/dj_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="dj/testbench/dj_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="sc_fifo_0" />
 <file
   path="dj/testbench/dj_tb/simulation/submodules/altera_avalon_st_source_bfm.sv"
   type="SYSTEM_VERILOG"
   library="dj_inst_sc_fifo_0_in_bfm" />
 <file
   path="dj/testbench/dj_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv"
   type="SYSTEM_VERILOG"
   library="dj_inst_sc_fifo_0_almost_empty_bfm" />
 <file
   path="dj/testbench/dj_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="dj_inst_reset_bfm" />
 <file
   path="dj/testbench/dj_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="dj_inst_clk_bfm" />
 <file
   path="dj/testbench/dj_tb/simulation/submodules/dj.v"
   type="VERILOG"
   library="dj_inst" />
 <file path="dj/testbench/dj_tb/simulation/dj_tb.v" type="VERILOG" />
 <topLevel name="dj_tb" />
 <deviceFamily name="cyclonev" />
</simPackage>
