$date
	Sun Oct 23 07:30:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#932185
b10001 !
1"
#932186
b10001 &
b10001 %
1$
#932187
0"
#932190
b110100 &
b110100 %
#932194
b11010 &
b11010 %
#932198
b1101 &
b1101 %
#932202
b101000 &
b101000 %
#932206
b10100 &
b10100 %
#932210
b1010 &
b1010 %
#932214
b101 &
b101 %
#932218
b10000 &
b10000 %
#932222
b1000 &
b1000 %
#932226
b100 &
b100 %
#932230
b10 &
b10 %
#932234
b1 &
b1 %
1#
#932238
b0 &
0#
b0 %
0$
#1952798
b11 &
b11 %
1$
b11 !
1"
#1952799
0"
#1952802
b1010 &
b1010 %
#1952806
b101 &
b101 %
#1952810
b10000 &
b10000 %
#1952814
b1000 &
b1000 %
#1952818
b100 &
b100 %
#1952822
b10 &
b10 %
#1952826
b1 &
b1 %
1#
#1952830
b0 &
0#
b0 %
0$
#2927418
b10000 &
b10000 %
1$
b10000 !
1"
#2927419
0"
#2927422
b1000 &
b1000 %
#2927426
b100 &
b100 %
#2927430
b10 &
b10 %
#2927434
b1 &
b1 %
1#
#2927438
b0 &
0#
b0 %
0$
#4500012
