csi-xmsim - CSI: Command line:
xmsim
    -f /home/m111/m111064503/EE6470/Hw3/sobel_stratus_improve/stratus/bdw_work/sims/V_BASIC/run.lnx8664.22.03.d/ws26_30793/xmsim.args
        +BDW_VLOG_DUMPFILE+
        +hubSetOption+libdef=bdw_work/sims/V_BASIC/sim_V_BASIC.so,argv=../lena_std_short.bmp%out.bmp
        +hubSetOption+bdr=bdw_work/sims/V_BASIC/sim.bdr
        +xm64bit
        +incdir+/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/lib
        +incdir+bdw_work/wrappers
        +access+rw
        +loadpli1=/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/lib/64bit/ncvlog_ssl:ssl_bootstrap
        +xminput+bdw_work/sims/V_BASIC/ncverilog.do
        +xmlibdirname+bdw_work/sims/V_BASIC
        +libext+.v
        +define+ioConfig
        +define+BDW_RTL_SobelFilter_BASIC
        +nowarn+LIBNOU
        -amsdlibdir bdw_work/sims/V_BASIC/AMSD
        -INPUT bdw_work/sims/V_BASIC/ncverilog.do
        -NOWARN LIBNOU
        -MESSAGES
        +EMGRLOG bdw_work/sims/V_BASIC/bdw_sim_verilog.log
        -XLSTIME 1683952379
        -XLKEEP
        -XLMODE bdw_work/sims/V_BASIC/run.lnx8664.22.03.d
        -RUNMODE
        -CDSLIB bdw_work/sims/V_BASIC/run.lnx8664.22.03.d/cds.lib
        -HDLVAR bdw_work/sims/V_BASIC/run.lnx8664.22.03.d/hdl.var
        -XLNAME xrun
        -XLVERSION TOOL:	xrun(64)	22.03-s003
        -XLNAME ./bdw_work/sims/V_BASIC/run.lnx8664.22.03.d/ws26_30793
    -CHECK_VERSION TOOL:	xrun(64)	22.03-s003
    -LOG_FD 4
    -LOG_FD_NAME bdw_work/sims/V_BASIC/bdw_sim_verilog.log
    -cmdnopsim
    -runlock /home/m111/m111064503/EE6470/Hw3/sobel_stratus_improve/stratus/bdw_work/sims/V_BASIC/run.lnx8664.22.03.d/.xmlib.lock
    -runscratch /home/m111/m111064503/EE6470/Hw3/sobel_stratus_improve/stratus/bdw_work/sims/V_BASIC/run.lnx8664.22.03.d/ws26_30793

csi-xmsim - CSI: *F,INTERR: INTERNAL EXCEPTION
Observed simulation time : 78524855 NS + 1
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	xmsim(64)	22.03-s003
  HOSTNAME: ws26
  OPERATING SYSTEM: Linux 3.10.0-1160.81.1.el7.x86_64 #1 SMP Fri Dec 16 17:29:43 UTC 2022 x86_64
  MESSAGE: rts_abrthandler - SIGABRT unexpected violation pc=0x2b95a3344387 addr=0x857f00007849
-----------------------------------------------------------------

csi-xmsim - CSI: Cadence Support Investigation, recording details
External Code in function: <unavailable> offset -65500
External Code in function: <unavailable> offset -65513
External Code in function: <unavailable> offset -65536
Simulator Snap Shot: gd (SSS_GD) in snapshot worklib.top:v (SSS)
External Code in function: <unavailable> offset -65535
External Code in function: <unavailable> offset -65533
Intermediate File: array of pointers (IF_PTRBLK) in snapshot worklib.top:v (SSS)
Verilog Syntax Tree: system task enable statement (VST_S_SYSTEM_TASK_ENABLE) in module worklib.top:v (VST)
	File: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/lib/hub.v, line 476, position 32
	Scope: top.hubScheduleDelayedAssignments
	Decompile: $sslScheduleDelayedAssignments
	Source  : 			$sslScheduleDelayedAssignments;
	Position: 			                             ^
Verilog Syntax Tree: system task enable statement (VST_S_SYSTEM_TASK_ENABLE) in module worklib.top:v (VST)
	File: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/lib/hub.v, line 470, position 20
	Scope: top.hubInitQuickDrive
	Decompile: $sslInitQuickDrive
	Source  : 			$sslInitQuickDrive;
	Position: 			                 ^
Verilog Syntax Tree: system task enable statement (VST_S_SYSTEM_TASK_ENABLE) in module worklib.top:v (VST)
	File: /usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/lib/hub.v, line 464, position 20
	Scope: top.qbInitQuickDrive
	Decompile: $sslInitQuickDrive
	Source  : 			$sslInitQuickDrive;
	Position: 			                 ^
Code Item: ascii cb (COD_CB_ASCII)
External Code in function: <unavailable> offset -65420
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.SobelFilter:v (VST)
	File: /home/m111/m111064503/EE6470/Hw3/sobel_stratus_improve/stratus/bdw_work/modules/SobelFilter/BASIC/SobelFilter_rtl.v, line 6611, position 69
	Scope: SobelFilter
	Decompile: o_result_m_req_m_trig_req
	Source  :     assign SobelFilter_Not_1U_1U_1_3_out1 = !o_result_m_req_m_trig_req;
	Position:                                                                      ^
External Code in function: <unavailable> offset -61440
External Code in function: <unavailable> offset -54416
csi-xmsim - CSI: investigation complete took 0.011 secs, send this file to Cadence Support
