Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 17 17:49:26 2022
| Host         : LAPTOP-RIOQP2DJ running 64-bit major release  (build 9200)
| Command      : report_drc -file design_LSDNN_wrapper_drc_opted.rpt -pb design_LSDNN_wrapper_drc_opted.pb -rpx design_LSDNN_wrapper_drc_opted.rpx
| Design       : design_LSDNN_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 491
+-----------+----------+-------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                       | Violations |
+-----------+----------+-------------------------------------------------------------------+------------+
| DPIP-1    | Warning  | Input pipelining                                                  | 112        |
| DPOP-1    | Warning  | PREG Output pipelining                                            | 183        |
| DPOP-2    | Warning  | MREG Output pipelining                                            | 166        |
| AVAL-4    | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 21         |
| AVAL-5    | Advisory | enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND   | 6          |
| REQP-1725 | Advisory | DSP_Abus_sign_bit_alert                                           | 3          |
+-----------+----------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U103/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U103/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U105/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U105/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U107/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U107/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U109/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U109/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U111/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U111/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U21/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U21/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U23/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U23/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U25/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U25/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U27/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U27/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U29/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U29/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U31/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U31/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U33/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U33/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U37/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U37/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U41/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U41/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U43/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U43/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U49/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U49/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U53/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U53/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U55/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U55/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U61/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U61/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U71/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U71/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U73/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U73/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U77/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U77/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U79/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U79/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U81/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U81/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U85/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U85/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U89/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U89/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U93/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U93/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U95/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U95/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U97/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U97/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbYs_U15/DNN_wlo_166_mac_mbYs_DSP48_1_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbYs_U15/DNN_wlo_166_mac_mbYs_DSP48_1_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U101/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U101/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U113/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U113/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U115/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U115/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U117/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U117/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U17/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U17/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U19/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U19/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U35/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U35/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U39/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U39/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U45/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U45/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U47/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U47/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U51/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U51/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U57/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U57/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U59/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U59/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U63/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U63/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U65/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U65/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U67/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U67/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U69/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U69/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U75/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U75/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U83/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U83/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U87/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U87/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U91/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U91/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U99/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U99/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U341/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U341/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U347/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U347/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U355/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U355/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U359/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U359/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U363/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U363/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U367/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U367/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U369/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U369/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U371/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U371/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U375/DNN_wlo_166_mac_mb0s_DSP48_3_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U375/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mbZs_U343/DNN_wlo_166_mac_mbZs_DSP48_2_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mbZs_U343/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcTB_U333/DNN_wlo_166_mac_mcTB_DSP48_5_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcTB_U333/DNN_wlo_166_mac_mcTB_DSP48_5_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcUB_U365/DNN_wlo_166_mac_mcUB_DSP48_6_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcUB_U365/DNN_wlo_166_mac_mcUB_DSP48_6_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U335/DNN_wlo_166_mac_mcVB_DSP48_7_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U335/DNN_wlo_166_mac_mcVB_DSP48_7_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U351/DNN_wlo_166_mac_mcVB_DSP48_7_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U351/DNN_wlo_166_mac_mcVB_DSP48_7_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U353/DNN_wlo_166_mac_mcVB_DSP48_7_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U353/DNN_wlo_166_mac_mcVB_DSP48_7_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U337/DNN_wlo_166_mac_mcWB_DSP48_8_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U337/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U339/DNN_wlo_166_mac_mcWB_DSP48_8_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U339/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U345/DNN_wlo_166_mac_mcWB_DSP48_8_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U345/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U361/DNN_wlo_166_mac_mcWB_DSP48_8_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U361/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U377/DNN_wlo_166_mac_mcWB_DSP48_8_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U377/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U349/DNN_wlo_166_mac_mcXB_DSP48_9_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U349/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U379/DNN_wlo_166_mac_mcXB_DSP48_9_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U379/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcYC_U357/DNN_wlo_166_mac_mcYC_DSP48_10_U/p input design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcYC_U357/DNN_wlo_166_mac_mcYC_DSP48_10_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U1/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U1/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U1/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U1/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U1/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U1/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U1/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U1/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U2/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U2/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U2/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U2/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U2/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U2/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U2/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U2/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fsubibs_U3/LS_estimator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fsubibs_U3/LS_estimator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fsubibs_U3/LS_estimator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fsubibs_U3/LS_estimator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fsubibs_U3/LS_estimator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fsubibs_U3/LS_estimator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fsubibs_U3/LS_estimator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fsubibs_U3/LS_estimator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/DNN_wlo_166_mac_mc2C_U500/DNN_wlo_166_mac_mc2C_DSP48_11_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/DNN_wlo_166_mac_mc2C_U500/DNN_wlo_166_mac_mc2C_DSP48_11_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U100/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U100/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U102/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U102/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U103/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U103/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U104/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U104/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U105/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U105/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U107/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U107/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U109/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U109/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U110/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U110/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U111/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U111/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U114/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U114/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U20/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U20/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U21/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U21/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U22/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U22/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U23/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U23/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U24/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U24/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U25/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U25/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U26/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U26/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U27/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U27/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U28/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U28/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U29/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U29/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U30/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U30/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U31/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U31/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U32/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U32/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U33/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U33/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U34/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U34/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U36/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U36/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U37/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U37/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U41/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U41/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U42/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U42/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U43/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U43/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U44/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U44/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U46/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U46/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U48/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U48/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U49/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U49/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U50/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U50/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U52/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U52/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U53/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U53/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U54/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U54/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U55/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U55/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U56/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U56/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U58/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U58/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U60/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U60/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U61/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U61/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U70/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U70/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U71/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U71/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U72/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U72/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U73/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U73/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U74/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U74/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#50 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U76/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U76/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#51 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U77/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U77/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#52 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U78/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U78/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#53 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U79/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U79/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#54 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U81/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U81/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#55 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U82/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U82/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#56 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U84/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U84/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#57 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U85/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U85/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#58 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U86/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U86/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#59 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U88/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U88/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#60 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U89/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U89/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#61 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U90/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U90/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#62 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U92/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U92/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#63 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U93/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U93/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#64 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U95/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U95/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#65 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U96/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U96/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#66 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U97/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U97/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#67 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbXr_U14/DNN_wlo_166_mac_mbXr_DSP48_0_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbXr_U14/DNN_wlo_166_mac_mbXr_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#68 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbYs_U15/DNN_wlo_166_mac_mbYs_DSP48_1_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbYs_U15/DNN_wlo_166_mac_mbYs_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#69 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U101/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U101/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#70 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U106/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U106/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#71 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U108/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U108/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#72 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U112/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U112/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#73 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U113/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U113/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#74 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U115/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U115/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#75 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U116/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U116/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#76 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U16/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U16/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#77 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U17/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U17/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#78 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U18/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U18/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#79 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U19/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U19/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#80 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U35/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U35/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#81 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U38/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U38/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#82 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U39/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U39/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#83 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U40/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U40/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#84 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U45/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U45/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#85 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U47/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U47/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#86 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U51/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U51/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#87 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U57/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U57/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#88 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U59/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U59/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#89 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U62/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U62/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#90 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U63/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U63/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#91 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U64/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U64/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#92 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U65/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U65/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#93 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U66/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U66/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#94 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U67/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U67/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#95 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U68/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U68/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#96 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U69/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U69/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#97 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U75/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U75/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#98 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U80/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U80/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#99 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U83/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U83/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#100 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U87/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U87/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#101 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U91/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U91/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#102 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U94/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U94/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#103 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U98/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U98/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#104 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U99/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U99/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#105 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U336/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U336/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#106 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U341/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U341/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#107 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U342/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U342/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#108 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U344/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U344/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#109 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U346/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U346/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#110 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U347/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U347/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#111 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U355/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U355/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#112 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U358/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U358/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#113 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U359/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U359/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#114 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U362/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U362/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#115 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U363/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U363/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#116 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U364/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U364/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#117 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U366/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U366/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#118 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U367/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U367/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#119 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U369/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U369/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#120 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U370/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U370/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#121 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U371/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U371/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#122 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#123 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#124 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U375/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U375/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#125 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U381/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U381/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#126 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U383/DNN_wlo_166_mac_mb0s_DSP48_3_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U383/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#127 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mbZs_U343/DNN_wlo_166_mac_mbZs_DSP48_2_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mbZs_U343/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#128 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcSB_U332/DNN_wlo_166_mac_mcSB_DSP48_4_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcSB_U332/DNN_wlo_166_mac_mcSB_DSP48_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#129 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcTB_U333/DNN_wlo_166_mac_mcTB_DSP48_5_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcTB_U333/DNN_wlo_166_mac_mcTB_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#130 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcUB_U334/DNN_wlo_166_mac_mcUB_DSP48_6_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcUB_U334/DNN_wlo_166_mac_mcUB_DSP48_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#131 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcUB_U360/DNN_wlo_166_mac_mcUB_DSP48_6_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcUB_U360/DNN_wlo_166_mac_mcUB_DSP48_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#132 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcUB_U365/DNN_wlo_166_mac_mcUB_DSP48_6_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcUB_U365/DNN_wlo_166_mac_mcUB_DSP48_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#133 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U335/DNN_wlo_166_mac_mcVB_DSP48_7_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U335/DNN_wlo_166_mac_mcVB_DSP48_7_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#134 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U348/DNN_wlo_166_mac_mcVB_DSP48_7_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U348/DNN_wlo_166_mac_mcVB_DSP48_7_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#135 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U351/DNN_wlo_166_mac_mcVB_DSP48_7_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U351/DNN_wlo_166_mac_mcVB_DSP48_7_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#136 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U353/DNN_wlo_166_mac_mcVB_DSP48_7_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U353/DNN_wlo_166_mac_mcVB_DSP48_7_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#137 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U368/DNN_wlo_166_mac_mcVB_DSP48_7_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U368/DNN_wlo_166_mac_mcVB_DSP48_7_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#138 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U378/DNN_wlo_166_mac_mcVB_DSP48_7_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U378/DNN_wlo_166_mac_mcVB_DSP48_7_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#139 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U337/DNN_wlo_166_mac_mcWB_DSP48_8_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U337/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#140 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U338/DNN_wlo_166_mac_mcWB_DSP48_8_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U338/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#141 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U339/DNN_wlo_166_mac_mcWB_DSP48_8_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U339/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#142 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U340/DNN_wlo_166_mac_mcWB_DSP48_8_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U340/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#143 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U345/DNN_wlo_166_mac_mcWB_DSP48_8_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U345/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#144 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U354/DNN_wlo_166_mac_mcWB_DSP48_8_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U354/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#145 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U361/DNN_wlo_166_mac_mcWB_DSP48_8_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U361/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#146 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U377/DNN_wlo_166_mac_mcWB_DSP48_8_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U377/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#147 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U380/DNN_wlo_166_mac_mcWB_DSP48_8_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U380/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#148 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U382/DNN_wlo_166_mac_mcWB_DSP48_8_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U382/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#149 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U349/DNN_wlo_166_mac_mcXB_DSP48_9_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U349/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#150 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U350/DNN_wlo_166_mac_mcXB_DSP48_9_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U350/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#151 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U352/DNN_wlo_166_mac_mcXB_DSP48_9_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U352/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#152 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U356/DNN_wlo_166_mac_mcXB_DSP48_9_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U356/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#153 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#154 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U376/DNN_wlo_166_mac_mcXB_DSP48_9_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U376/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#155 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U379/DNN_wlo_166_mac_mcXB_DSP48_9_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U379/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#156 Warning
PREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcYC_U357/DNN_wlo_166_mac_mcYC_DSP48_10_U/p output design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcYC_U357/DNN_wlo_166_mac_mcYC_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#157 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U1/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U1/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#158 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U2/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U2/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#159 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#160 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#161 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#162 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#163 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#164 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#165 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#166 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#167 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#168 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#169 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#170 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#171 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#172 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#173 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#174 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#175 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#176 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#177 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#178 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#179 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#180 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#181 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#182 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#183 Warning
PREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fsubibs_U3/LS_estimator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fsubibs_U3/LS_estimator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/DNN_wlo_166_mac_mc2C_U500/DNN_wlo_166_mac_mc2C_DSP48_11_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/DNN_wlo_166_mac_mc2C_U500/DNN_wlo_166_mac_mc2C_DSP48_11_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U100/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U100/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U102/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U102/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U103/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U103/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U104/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U104/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U105/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U105/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U107/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U107/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U109/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U109/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U110/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U110/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U111/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U111/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U114/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U114/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U20/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U20/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U21/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U21/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U22/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U22/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U23/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U23/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U24/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U24/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U25/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U25/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U26/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U26/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U27/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U27/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U28/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U28/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U29/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U29/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U30/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U30/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U31/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U31/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U32/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U32/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U33/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U33/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U34/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U34/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U36/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U36/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U37/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U37/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U41/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U41/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U42/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U42/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U43/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U43/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U44/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U44/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U46/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U46/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U48/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U48/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U49/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U49/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U50/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U50/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U52/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U52/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U53/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U53/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U54/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U54/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U55/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U55/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U56/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U56/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U58/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U58/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U60/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U60/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U61/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U61/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U70/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U70/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U71/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U71/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U72/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U72/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U73/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U73/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U74/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U74/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U76/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U76/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U77/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U77/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U78/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U78/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#53 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U79/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U79/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#54 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U81/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U81/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#55 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U82/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U82/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#56 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U84/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U84/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#57 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U85/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U85/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#58 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U86/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U86/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#59 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U88/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U88/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#60 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U89/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U89/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#61 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U90/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U90/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#62 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U92/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U92/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#63 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U93/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U93/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#64 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U95/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U95/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#65 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U96/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U96/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#66 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U97/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mb0s_U97/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#67 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbXr_U14/DNN_wlo_166_mac_mbXr_DSP48_0_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbXr_U14/DNN_wlo_166_mac_mbXr_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#68 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbYs_U15/DNN_wlo_166_mac_mbYs_DSP48_1_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbYs_U15/DNN_wlo_166_mac_mbYs_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#69 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U101/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U101/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#70 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U106/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U106/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#71 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U108/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U108/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#72 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U112/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U112/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#73 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U113/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U113/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#74 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U115/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U115/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#75 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U116/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U116/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#76 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U117/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U117/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#77 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U16/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U16/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#78 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U17/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U17/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#79 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U18/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U18/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#80 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U19/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U19/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#81 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U35/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U35/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#82 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U38/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U38/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#83 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U39/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U39/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#84 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U40/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U40/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#85 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U45/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U45/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#86 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U47/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U47/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#87 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U51/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U51/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#88 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U57/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U57/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#89 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U59/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U59/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#90 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U62/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U62/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#91 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U63/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U63/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#92 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U64/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U64/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#93 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U65/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U65/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#94 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U66/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U66/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#95 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U67/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U67/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#96 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U68/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U68/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#97 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U69/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U69/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#98 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U75/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U75/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#99 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U80/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U80/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#100 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U83/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U83/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#101 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U87/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U87/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#102 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U91/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U91/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#103 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U94/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U94/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#104 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U98/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U98/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#105 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U99/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L2_wlo_166_fu_471/DNN_wlo_166_mac_mbZs_U99/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#106 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U336/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U336/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#107 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U341/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U341/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#108 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U342/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U342/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#109 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U344/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U344/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#110 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U346/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U346/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#111 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U347/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U347/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#112 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U355/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U355/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#113 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U358/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U358/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#114 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U359/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U359/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#115 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U362/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U362/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#116 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U363/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U363/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#117 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U364/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U364/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#118 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U366/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U366/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#119 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U367/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U367/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#120 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U369/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U369/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#121 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U370/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U370/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#122 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U371/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U371/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#123 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U373/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#124 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U374/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#125 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U375/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U375/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#126 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U381/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U381/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#127 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U383/DNN_wlo_166_mac_mb0s_DSP48_3_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mb0s_U383/DNN_wlo_166_mac_mb0s_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#128 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mbZs_U343/DNN_wlo_166_mac_mbZs_DSP48_2_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mbZs_U343/DNN_wlo_166_mac_mbZs_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#129 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcSB_U332/DNN_wlo_166_mac_mcSB_DSP48_4_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcSB_U332/DNN_wlo_166_mac_mcSB_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#130 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcTB_U333/DNN_wlo_166_mac_mcTB_DSP48_5_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcTB_U333/DNN_wlo_166_mac_mcTB_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#131 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcUB_U334/DNN_wlo_166_mac_mcUB_DSP48_6_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcUB_U334/DNN_wlo_166_mac_mcUB_DSP48_6_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#132 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcUB_U360/DNN_wlo_166_mac_mcUB_DSP48_6_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcUB_U360/DNN_wlo_166_mac_mcUB_DSP48_6_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#133 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcUB_U365/DNN_wlo_166_mac_mcUB_DSP48_6_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcUB_U365/DNN_wlo_166_mac_mcUB_DSP48_6_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#134 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U335/DNN_wlo_166_mac_mcVB_DSP48_7_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U335/DNN_wlo_166_mac_mcVB_DSP48_7_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#135 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U348/DNN_wlo_166_mac_mcVB_DSP48_7_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U348/DNN_wlo_166_mac_mcVB_DSP48_7_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#136 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U351/DNN_wlo_166_mac_mcVB_DSP48_7_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U351/DNN_wlo_166_mac_mcVB_DSP48_7_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#137 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U353/DNN_wlo_166_mac_mcVB_DSP48_7_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U353/DNN_wlo_166_mac_mcVB_DSP48_7_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#138 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U368/DNN_wlo_166_mac_mcVB_DSP48_7_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U368/DNN_wlo_166_mac_mcVB_DSP48_7_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#139 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U378/DNN_wlo_166_mac_mcVB_DSP48_7_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcVB_U378/DNN_wlo_166_mac_mcVB_DSP48_7_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#140 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U337/DNN_wlo_166_mac_mcWB_DSP48_8_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U337/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#141 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U338/DNN_wlo_166_mac_mcWB_DSP48_8_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U338/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#142 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U339/DNN_wlo_166_mac_mcWB_DSP48_8_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U339/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#143 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U340/DNN_wlo_166_mac_mcWB_DSP48_8_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U340/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#144 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U345/DNN_wlo_166_mac_mcWB_DSP48_8_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U345/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#145 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U354/DNN_wlo_166_mac_mcWB_DSP48_8_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U354/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#146 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U361/DNN_wlo_166_mac_mcWB_DSP48_8_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U361/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#147 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U377/DNN_wlo_166_mac_mcWB_DSP48_8_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U377/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#148 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U380/DNN_wlo_166_mac_mcWB_DSP48_8_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U380/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#149 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U382/DNN_wlo_166_mac_mcWB_DSP48_8_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcWB_U382/DNN_wlo_166_mac_mcWB_DSP48_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#150 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U349/DNN_wlo_166_mac_mcXB_DSP48_9_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U349/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#151 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U350/DNN_wlo_166_mac_mcXB_DSP48_9_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U350/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#152 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U352/DNN_wlo_166_mac_mcXB_DSP48_9_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U352/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#153 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U356/DNN_wlo_166_mac_mcXB_DSP48_9_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U356/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#154 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U372/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#155 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U376/DNN_wlo_166_mac_mcXB_DSP48_9_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U376/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#156 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U379/DNN_wlo_166_mac_mcXB_DSP48_9_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcXB_U379/DNN_wlo_166_mac_mcXB_DSP48_9_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#157 Warning
MREG Output pipelining  
DSP design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcYC_U357/DNN_wlo_166_mac_mcYC_DSP48_10_U/p multiplier stage design_LSDNN_i/DNN_wlo_166_0/inst/grp_L3_wlo_166_fu_798/DNN_wlo_166_mac_mcYC_U357/DNN_wlo_166_mac_mcYC_DSP48_10_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#158 Warning
MREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U1/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U1/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#159 Warning
MREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U2/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U2/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#160 Warning
MREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#161 Warning
MREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#162 Warning
MREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#163 Warning
MREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#164 Warning
MREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#165 Warning
MREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#166 Warning
MREG Output pipelining  
DSP design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fsubibs_U3/LS_estimator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fsubibs_U3/LS_estimator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U1/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U2/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#17 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#18 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#19 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#20 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#21 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fsubibs_U3/LS_estimator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#1 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U4/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#2 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U5/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#3 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U6/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#4 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U7/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#5 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U8/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-5#6 Advisory
enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fmuljbC_U9/LS_estimator_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

REQP-1725#1 Advisory
DSP_Abus_sign_bit_alert  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U1/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#2 Advisory
DSP_Abus_sign_bit_alert  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_faddhbi_U2/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>

REQP-1725#3 Advisory
DSP_Abus_sign_bit_alert  
design_LSDNN_i/LS_estimator_0/inst/LS_estimator_fsubibs_U3/LS_estimator_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
Related violations: <none>


