INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/PCMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCMUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comparator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/final_pkg.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd" into library work
INFO: [VRFC 10-307] analyzing entity DataMemoryModule
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/registerfile.vhd" into library work
INFO: [VRFC 10-307] analyzing entity registerfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/signextend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signextend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/top.vhd" into library work
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/tb_t.vhd" into library work
INFO: [VRFC 10-307] analyzing entity tb_processor
