INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Desktop/fuckVivado2/Lab_4_5/Lab_4_5.srcs/sources_1/new/baud_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Desktop/fuckVivado2/Lab_4_5/Lab_4_5.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Desktop/fuckVivado2/Lab_4_5/Lab_4_5.srcs/sim_1/new/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
