{"version":"1.1.0","info":[["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/ALU.v",[[[[[["ALU",[[0,0],[0,40]],[[0,7],[0,10]],[],["module"]],[20,8]],[[["ALUCtl",[[2,7],[2,19]],[[2,13],[2,19]],["ALU"],["port"]],["A",[[0,20],[0,21]],[[0,20],[0,21]],["ALU"],["port","ALUCtl"]],["B",[[3,15],[3,17]],[[3,16],[3,17]],["ALU"],["port","A"]],["ALUOut",[[0,26],[0,32]],[[0,26],[0,32]],["ALU"],["port","B"]],["Zero",[[0,34],[0,38]],[[0,34],[0,38]],["ALU"],["port","ALUOut"]],["A",[[3,7],[3,15]],[[3,14],[3,15]],["ALU"],["port"]],["ALUOut",[[5,8],[5,25]],[[5,19],[5,25]],["ALU"],["port","reg"]],["Zero",[[6,8],[6,12]],[[6,8],[6,12]],["ALU"],["port"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/Add_ALU.v",[[[[[["Add_ALU",[[0,0],[0,44]],[[0,7],[0,14]],[],["module"]],[10,8]],[[["PCout",[[2,7],[2,19]],[[2,14],[2,19]],["Add_ALU"],["port"]],["ShiftOut",[[0,22],[0,30]],[[0,22],[0,30]],["Add_ALU"],["port","PCout"]],["Add_ALUOut",[[0,32],[0,42]],[[0,32],[0,42]],["Add_ALU"],["port","ShiftOut"]],["ShiftOut",[[3,7],[3,22]],[[3,14],[3,22]],["Add_ALU"],["port"]],["Add_ALUOut",[[5,8],[5,29]],[[5,19],[5,29]],["Add_ALU"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/ALUcontrol.v",[[[[[["ALUControl",[[0,0],[0,44]],[[0,7],[0,17]],[],["module"]],[22,8]],[[["ALUOp",[[2,7],[2,18]],[[2,13],[2,18]],["ALUControl"],["port"]],["FuncCode",[[0,26],[0,34]],[[0,26],[0,34]],["ALUControl"],["port","ALUOp"]],["ALUCtl",[[0,36],[0,42]],[[0,36],[0,42]],["ALUControl"],["port","FuncCode"]],["FuncCode",[[3,7],[3,21]],[[3,13],[3,21]],["ALUControl"],["port"]],["ALUCtl",[[4,8],[4,24]],[[4,18],[4,24]],["ALUControl"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/AndGate.v",[[[[[["AndGate",[[0,0],[0,41]],[[0,7],[0,14]],[],["module"]],[8,10]],[[["Branch",[[1,7],[1,13]],[[1,7],[1,13]],["AndGate"],["port"]],["Zero",[[0,23],[0,27]],[[0,23],[0,27]],["AndGate"],["port","Branch"]],["AndGateOut",[[0,29],[0,39]],[[0,29],[0,39]],["AndGate"],["port","Zero"]],["Zero",[[2,7],[2,11]],[[2,7],[2,11]],["AndGate"],["port"]],["AndGateOut",[[3,8],[3,22]],[[3,12],[3,22]],["AndGate"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/DataMemory.v",[[[[[["DataMemory",[[0,0],[0,75]],[[0,7],[0,17]],[],["module"]],[34,1]],[[["clock",[[1,7],[1,12]],[[1,7],[1,12]],["DataMemory"],["port"]],["address",[[0,26],[0,33]],[[0,26],[0,33]],["DataMemory"],["port","clock"]],["MemWrite",[[0,35],[0,43]],[[0,35],[0,43]],["DataMemory"],["port","address"]],["MemRead",[[3,15],[3,24]],[[3,17],[3,24]],["DataMemory"],["port","MemWrite"]],["WriteData",[[0,54],[0,63]],[[0,54],[0,63]],["DataMemory"],["port","MemRead"]],["ReadData",[[0,65],[0,73]],[[0,65],[0,73]],["DataMemory"],["port","WriteData"]],["address",[[2,7],[2,20]],[[2,13],[2,20]],["DataMemory"],["port"]],["MemWrite",[[3,7],[3,15]],[[3,7],[3,15]],["DataMemory"],["port"]],["WriteData",[[4,7],[4,23]],[[4,14],[4,23]],["DataMemory"],["port"]],["ReadData",[[6,8],[6,27]],[[6,19],[6,27]],["DataMemory"],["port","reg"]],["Mem",[[8,1],[8,22]],[[8,12],[8,15]],["DataMemory"],["variable","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/InstMem.v",[[[[[["InstMem",[[0,0],[0,37]],[[0,7],[0,14]],[],["module"]],[16,8]],[[["clock",[[2,7],[2,12]],[[2,7],[2,12]],["InstMem"],["port"]],["address",[[0,22],[0,29]],[[0,22],[0,29]],["InstMem"],["port","clock"]],["inst",[[0,31],[0,35]],[[0,31],[0,35]],["InstMem"],["port","address"]],["address",[[3,7],[3,21]],[[3,14],[3,21]],["InstMem"],["port"]],["inst",[[5,8],[5,23]],[[5,19],[5,23]],["InstMem"],["port","reg"]],["Mem",[[7,1],[7,23]],[[7,12],[7,15]],["InstMem"],["variable","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/MainControl.v",[[[[[["MainControl",[[0,0],[6,25]],[[0,7],[0,18]],[],["module"]],[102,1]],[[["Opcode",[[1,1],[1,19]],[[1,13],[1,19]],["MainControl"],["port","input"]],["RegDst",[[3,1],[3,18]],[[3,12],[3,18]],["MainControl"],["port","reg"]],["RegWrite",[[3,20],[3,28]],[[3,20],[3,28]],["MainControl"],["port","RegDst"]],["ALUSrc",[[3,30],[3,36]],[[3,30],[3,36]],["MainControl"],["port","RegWrite"]],["MemtoReg",[[4,1],[4,20]],[[4,12],[4,20]],["MainControl"],["port","reg"]],["MemRead",[[4,22],[4,29]],[[4,22],[4,29]],["MainControl"],["port","MemtoReg"]],["MemWrite",[[4,31],[4,39]],[[4,31],[4,39]],["MainControl"],["port","MemRead"]],["Branch",[[5,1],[5,18]],[[5,12],[5,18]],["MainControl"],["port","reg"]],["ALUOp",[[6,1],[6,23]],[[6,18],[6,23]],["MainControl"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/MipsCPU.v",[[[[[["MipsCPU",[[0,0],[17,20]],[[0,7],[0,14]],[],["module"]],[191,8]],[[["clock",[[19,7],[19,12]],[[19,7],[19,12]],["MipsCPU"],["port"]],["reset",[[1,0],[1,5]],[[1,0],[1,5]],["MipsCPU"],["port","clock"]],["PCin",[[2,5],[2,9]],[[2,5],[2,9]],["MipsCPU"],["port","reset"]],["PCout",[[23,24],[23,31]],[[23,26],[23,31]],["MipsCPU"],["port","PCin"]],["inst",[[3,5],[3,9]],[[3,5],[3,9]],["MipsCPU"],["port","PCout"]],["RegDst",[[4,5],[4,11]],[[4,5],[4,11]],["MipsCPU"],["port","inst"]],["RegWrite",[[44,19],[44,29]],[[44,21],[44,29]],["MipsCPU"],["port","RegDst"]],["ALUSrc",[[44,29],[44,37]],[[44,31],[44,37]],["MipsCPU"],["port","RegWrite"]],["MemtoReg",[[44,37],[44,47]],[[44,39],[44,47]],["MipsCPU"],["port","ALUSrc"]],["MemRead",[[44,47],[44,56]],[[44,49],[44,56]],["MipsCPU"],["port","MemtoReg"]],["MemWrite",[[44,56],[44,66]],[[44,58],[44,66]],["MipsCPU"],["port","MemRead"]],["Branch",[[44,66],[44,74]],[[44,68],[44,74]],["MipsCPU"],["port","MemWrite"]],["ALUOp",[[5,5],[5,10]],[[5,5],[5,10]],["MipsCPU"],["port","Branch"]],["WriteReg",[[6,5],[6,13]],[[6,5],[6,13]],["MipsCPU"],["port","ALUOp"]],["ReadData1",[[7,5],[7,14]],[[7,5],[7,14]],["MipsCPU"],["port","WriteReg"]],["ReadData2",[[72,29],[72,40]],[[72,31],[72,40]],["MipsCPU"],["port","ReadData1"]],["Extend32",[[8,5],[8,13]],[[8,5],[8,13]],["MipsCPU"],["port","ReadData2"]],["ALU_B",[[9,5],[9,10]],[[9,5],[9,10]],["MipsCPU"],["port","Extend32"]],["ShiftOut",[[10,5],[10,13]],[[10,5],[10,13]],["MipsCPU"],["port","ALU_B"]],["ALUCtl",[[11,5],[11,11]],[[11,5],[11,11]],["MipsCPU"],["port","ShiftOut"]],["Zero",[[12,5],[12,9]],[[12,5],[12,9]],["MipsCPU"],["port","ALUCtl"]],["ALUOut",[[13,5],[13,11]],[[13,5],[13,11]],["MipsCPU"],["port","Zero"]],["Add_ALUOut",[[14,5],[14,15]],[[14,5],[14,15]],["MipsCPU"],["port","ALUOut"]],["AndGateOut",[[15,5],[15,15]],[[15,5],[15,15]],["MipsCPU"],["port","Add_ALUOut"]],["ReadData",[[16,5],[16,13]],[[16,5],[16,13]],["MipsCPU"],["port","AndGateOut"]],["WriteData_Reg",[[17,5],[17,18]],[[17,5],[17,18]],["MipsCPU"],["port","ReadData"]],["reset",[[20,7],[20,12]],[[20,7],[20,12]],["MipsCPU"],["port"]],["PCin",[[23,8],[23,24]],[[23,20],[23,24]],["MipsCPU"],["port","wire"]],["pc_0",[[24,1],[31,2]],[[24,4],[24,8]],["MipsCPU"],["instance","PC"]],["inst",[[34,8],[34,24]],[[34,20],[34,24]],["MipsCPU"],["port","wire"]],["instmem_0",[[35,1],[41,2]],[[35,9],[35,18]],["MipsCPU"],["instance","InstMem"]],["RegDst",[[44,8],[44,19]],[[44,13],[44,19]],["MipsCPU"],["port","wire"]],["ALUOp",[[45,8],[45,24]],[[45,19],[45,24]],["MipsCPU"],["port","wire"]],["main_control_0",[[46,1],[58,2]],[[46,13],[46,27]],["MipsCPU"],["instance","MainControl"]],["WriteReg",[[61,8],[61,28]],[[61,20],[61,28]],["MipsCPU"],["port","wire"]],["mux1_0",[[62,1],[69,2]],[[62,6],[62,12]],["MipsCPU"],["instance","Mux1"]],["ReadData1",[[72,8],[72,29]],[[72,20],[72,29]],["MipsCPU"],["port","wire"]],["regfile_0",[[73,1],[85,2]],[[73,9],[73,18]],["MipsCPU"],["instance","RegFile"]],["Extend32",[[88,8],[88,28]],[[88,20],[88,28]],["MipsCPU"],["port","wire"]],["sign_extend_0",[[89,1],[94,2]],[[89,12],[89,25]],["MipsCPU"],["instance","SignExtend"]],["ALU_B",[[97,8],[97,25]],[[97,20],[97,25]],["MipsCPU"],["port","wire"]],["mux2_0",[[98,1],[105,2]],[[98,6],[98,12]],["MipsCPU"],["instance","Mux2"]],["ShiftOut",[[108,8],[108,28]],[[108,20],[108,28]],["MipsCPU"],["port","wire"]],["shift_left2_0",[[109,1],[114,2]],[[109,12],[109,25]],["MipsCPU"],["instance","ShiftLeft2"]],["ALUCtl",[[117,8],[117,25]],[[117,19],[117,25]],["MipsCPU"],["port","wire"]],["alu_control_0",[[118,1],[124,2]],[[118,12],[118,25]],["MipsCPU"],["instance","ALUControl"]],["Zero",[[127,8],[127,17]],[[127,13],[127,17]],["MipsCPU"],["port","wire"]],["ALUOut",[[128,8],[128,26]],[[128,20],[128,26]],["MipsCPU"],["port","wire"]],["alu_0",[[129,1],[137,2]],[[129,5],[129,10]],["MipsCPU"],["instance","ALU"]],["Add_ALUOut",[[140,8],[140,30]],[[140,20],[140,30]],["MipsCPU"],["port","wire"]],["add_alu_0",[[141,1],[147,2]],[[141,9],[141,18]],["MipsCPU"],["instance","Add_ALU"]],["AndGateOut",[[150,8],[150,23]],[[150,13],[150,23]],["MipsCPU"],["port","wire"]],["and_gate_0",[[151,1],[157,2]],[[151,9],[151,19]],["MipsCPU"],["instance","AndGate"]],["mux4_0",[[160,1],[167,2]],[[160,6],[160,12]],["MipsCPU"],["instance","Mux4"]],["ReadData",[[170,8],[170,28]],[[170,20],[170,28]],["MipsCPU"],["port","wire"]],["data_memory_0",[[171,1],[180,2]],[[171,13],[171,26]],["MipsCPU"],["instance","DataMemory"]],["WriteData_Reg",[[183,8],[183,32]],[[183,19],[183,32]],["MipsCPU"],["port","wire"]],["mu3_0",[[184,1],[190,2]],[[184,6],[184,11]],["MipsCPU"],["instance","Mux3"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/Mux1.v",[[[[[["Mux1",[[0,0],[0,52]],[[0,7],[0,11]],[],["module"]],[13,8]],[[["inst20_16",[[1,7],[1,24]],[[1,15],[1,24]],["Mux1"],["port"]],["inst15_11",[[0,23],[0,32]],[[0,23],[0,32]],["Mux1"],["port","inst20_16"]],["RegDst",[[0,34],[0,40]],[[0,34],[0,40]],["Mux1"],["port","inst15_11"]],["WriteReg",[[0,42],[0,50]],[[0,42],[0,50]],["Mux1"],["port","RegDst"]],["inst15_11",[[2,7],[2,24]],[[2,15],[2,24]],["Mux1"],["port"]],["RegDst",[[3,7],[3,13]],[[3,7],[3,13]],["Mux1"],["port"]],["WriteReg",[[5,8],[5,26]],[[5,18],[5,26]],["Mux1"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/Mux2.v",[[[[[["Mux2",[[0,0],[0,49]],[[0,7],[0,11]],[],["module"]],[12,8]],[[["ALUSrc",[[1,7],[1,13]],[[1,7],[1,13]],["Mux2"],["port"]],["ReadData2",[[0,21],[0,30]],[[0,21],[0,30]],["Mux2"],["port","ALUSrc"]],["Extend32",[[2,23],[2,32]],[[2,24],[2,32]],["Mux2"],["port","ReadData2"]],["ALU_B",[[0,42],[0,47]],[[0,42],[0,47]],["Mux2"],["port","Extend32"]],["ReadData2",[[2,7],[2,23]],[[2,14],[2,23]],["Mux2"],["port"]],["ALU_B",[[4,8],[4,24]],[[4,19],[4,24]],["Mux2"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/Mux3.v",[[[[[["Mux3",[[0,0],[0,56]],[[0,7],[0,11]],[],["module"]],[12,8]],[[["ReadData",[[1,7],[1,22]],[[1,14],[1,22]],["Mux3"],["port"]],["ALUOut",[[1,22],[1,30]],[[1,24],[1,30]],["Mux3"],["port","ReadData"]],["MemtoReg",[[0,31],[0,39]],[[0,31],[0,39]],["Mux3"],["port","ALUOut"]],["WriteData_Reg",[[0,41],[0,54]],[[0,41],[0,54]],["Mux3"],["port","MemtoReg"]],["MemtoReg",[[2,7],[2,15]],[[2,7],[2,15]],["Mux3"],["port"]],["WriteData_Reg",[[4,8],[4,32]],[[4,19],[4,32]],["Mux3"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/Mux4.v",[[[[[["Mux4",[[0,0],[0,50]],[[0,7],[0,11]],[],["module"]],[16,8]],[[["PCout",[[1,7],[1,19]],[[1,14],[1,19]],["Mux4"],["port"]],["Add_ALUOut",[[1,19],[1,31]],[[1,21],[1,31]],["Mux4"],["port","PCout"]],["AndGateOut",[[0,32],[0,42]],[[0,32],[0,42]],["Mux4"],["port","Add_ALUOut"]],["PCin",[[0,44],[0,48]],[[0,44],[0,48]],["Mux4"],["port","AndGateOut"]],["AndGateOut",[[2,7],[2,17]],[[2,7],[2,17]],["Mux4"],["port"]],["PCin",[[4,8],[4,23]],[[4,19],[4,23]],["Mux4"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/PC.v",[[[[[["PC",[[0,0],[0,37]],[[0,7],[0,9]],[],["module"]],[12,8]],[[["clock",[[1,7],[1,12]],[[1,7],[1,12]],["PC"],["port"]],["reset",[[1,12],[1,19]],[[1,14],[1,19]],["PC"],["port","clock"]],["PCin",[[0,24],[0,28]],[[0,24],[0,28]],["PC"],["port","reset"]],["PCout",[[0,30],[0,35]],[[0,30],[0,35]],["PC"],["port","PCin"]],["PCin",[[2,7],[2,18]],[[2,14],[2,18]],["PC"],["port"]],["PCout",[[4,8],[4,24]],[[4,19],[4,24]],["PC"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/RegFile.v",[[[[[["RegFile",[[0,0],[0,95]],[[0,7],[0,14]],[],["module"]],[22,8]],[[["clock",[[1,7],[1,12]],[[1,7],[1,12]],["RegFile"],["port"]],["RegWrite",[[0,22],[0,30]],[[0,22],[0,30]],["RegFile"],["port","clock"]],["ReadReg1",[[0,32],[0,40]],[[0,32],[0,40]],["RegFile"],["port","RegWrite"]],["ReadReg2",[[4,21],[4,31]],[[4,23],[4,31]],["RegFile"],["port","ReadReg1"]],["WriteReg",[[4,31],[4,41]],[[4,33],[4,41]],["RegFile"],["port","ReadReg2"]],["WriteData",[[0,62],[0,71]],[[0,62],[0,71]],["RegFile"],["port","WriteReg"]],["ReadData1",[[0,73],[0,82]],[[0,73],[0,82]],["RegFile"],["port","WriteData"]],["ReadData2",[[7,24],[7,35]],[[7,26],[7,35]],["RegFile"],["port","ReadData1"]],["RegWrite",[[2,7],[2,15]],[[2,7],[2,15]],["RegFile"],["port"]],["ReadReg1",[[4,7],[4,21]],[[4,13],[4,21]],["RegFile"],["port"]],["WriteData",[[5,7],[5,23]],[[5,14],[5,23]],["RegFile"],["port"]],["ReadData1",[[7,8],[7,24]],[[7,15],[7,24]],["RegFile"],["port"]],["reg_mem",[[9,1],[9,26]],[[9,12],[9,19]],["RegFile"],["variable","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/ShiftLeft2.v",[[[[[["ShiftLeft2",[[0,0],[0,38]],[[0,7],[0,17]],[],["module"]],[7,8]],[[["ShiftIn",[[1,7],[1,21]],[[1,14],[1,21]],["ShiftLeft2"],["port"]],["ShiftOut",[[0,28],[0,36]],[[0,28],[0,36]],["ShiftLeft2"],["port","ShiftIn"]],["ShiftOut",[[2,8],[2,27]],[[2,19],[2,27]],["ShiftLeft2"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/SignExtend.v",[[[[[["SignExtend",[[0,0],[0,39]],[[0,7],[0,17]],[],["module"]],[7,10]],[[["inst15_0",[[1,7],[1,22]],[[1,14],[1,22]],["SignExtend"],["port"]],["Extend32",[[0,29],[0,37]],[[0,29],[0,37]],["SignExtend"],["port","inst15_0"]],["Extend32",[[2,8],[2,27]],[[2,19],[2,27]],["SignExtend"],["port","reg"]]]]]]],null,0]]]}