--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml supExpende.twx supExpende.ncd -o supExpende.twr
supExpende.pcf -ucf pines.ucf

Design file:              supExpende.ncd
Physical constraint file: supExpende.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5173 paths analyzed, 581 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.160ns.
--------------------------------------------------------------------------------

Paths for end point u3/estadoActual_FSM_FFd1_1 (SLICE_X19Y35.AX), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/estadoActual_FSM_FFd3 (FF)
  Destination:          u3/estadoActual_FSM_FFd1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.106ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.242 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/estadoActual_FSM_FFd3 to u3/estadoActual_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y35.CQ      Tcko                  0.391   u3/estadoActual_FSM_FFd3
                                                       u3/estadoActual_FSM_FFd3
    SLICE_X32Y15.B3      net (fanout=47)       2.629   u3/estadoActual_FSM_FFd3
    SLICE_X32Y15.BMUX    Tilo                  0.251   s_monedas<3>
                                                       u3/estadoActual_FSM_FFd1-In2_SW0
    SLICE_X19Y35.B6      net (fanout=1)        1.960   N01
    SLICE_X19Y35.B       Tilo                  0.259   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1-In3
    SLICE_X19Y35.AX      net (fanout=3)        0.553   u3/estadoActual_FSM_FFd1-In
    SLICE_X19Y35.CLK     Tdick                 0.063   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (0.964ns logic, 5.142ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/estadoActual_FSM_FFd2 (FF)
  Destination:          u3/estadoActual_FSM_FFd1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.055ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.242 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/estadoActual_FSM_FFd2 to u3/estadoActual_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y35.BQ      Tcko                  0.391   u3/estadoActual_FSM_FFd3
                                                       u3/estadoActual_FSM_FFd2
    SLICE_X32Y15.B2      net (fanout=44)       2.578   u3/estadoActual_FSM_FFd2
    SLICE_X32Y15.BMUX    Tilo                  0.251   s_monedas<3>
                                                       u3/estadoActual_FSM_FFd1-In2_SW0
    SLICE_X19Y35.B6      net (fanout=1)        1.960   N01
    SLICE_X19Y35.B       Tilo                  0.259   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1-In3
    SLICE_X19Y35.AX      net (fanout=3)        0.553   u3/estadoActual_FSM_FFd1-In
    SLICE_X19Y35.CLK     Tdick                 0.063   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      6.055ns (0.964ns logic, 5.091ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/u0/estadoActual_FSM_FFd2_1 (FF)
  Destination:          u3/estadoActual_FSM_FFd1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.007ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.332 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u2/u0/estadoActual_FSM_FFd2_1 to u3/estadoActual_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.AQ      Tcko                  0.408   u2/u0/estadoActual_FSM_FFd2_1
                                                       u2/u0/estadoActual_FSM_FFd2_1
    SLICE_X18Y38.D5      net (fanout=1)        1.254   u2/u0/estadoActual_FSM_FFd2_1
    SLICE_X18Y38.D       Tilo                  0.203   s_Int50
                                                       u2/u0/estadoActual__n0019<0>1
    SLICE_X19Y35.C4      net (fanout=8)        0.681   s_Int50
    SLICE_X19Y35.C       Tilo                  0.259   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1-In1
    SLICE_X19Y35.B4      net (fanout=1)        0.327   u3/estadoActual_FSM_FFd1-In1
    SLICE_X19Y35.B       Tilo                  0.259   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1-In3
    SLICE_X19Y35.AX      net (fanout=3)        0.553   u3/estadoActual_FSM_FFd1-In
    SLICE_X19Y35.CLK     Tdick                 0.063   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.007ns (1.192ns logic, 2.815ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point u3/estadoActual_FSM_FFd1_3 (SLICE_X19Y35.CX), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/estadoActual_FSM_FFd3 (FF)
  Destination:          u3/estadoActual_FSM_FFd1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.942ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.242 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/estadoActual_FSM_FFd3 to u3/estadoActual_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y35.CQ      Tcko                  0.391   u3/estadoActual_FSM_FFd3
                                                       u3/estadoActual_FSM_FFd3
    SLICE_X32Y15.B3      net (fanout=47)       2.629   u3/estadoActual_FSM_FFd3
    SLICE_X32Y15.BMUX    Tilo                  0.251   s_monedas<3>
                                                       u3/estadoActual_FSM_FFd1-In2_SW0
    SLICE_X19Y35.B6      net (fanout=1)        1.960   N01
    SLICE_X19Y35.B       Tilo                  0.259   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1-In3
    SLICE_X19Y35.CX      net (fanout=3)        0.389   u3/estadoActual_FSM_FFd1-In
    SLICE_X19Y35.CLK     Tdick                 0.063   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.942ns (0.964ns logic, 4.978ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/estadoActual_FSM_FFd2 (FF)
  Destination:          u3/estadoActual_FSM_FFd1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.891ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.242 - 0.261)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/estadoActual_FSM_FFd2 to u3/estadoActual_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y35.BQ      Tcko                  0.391   u3/estadoActual_FSM_FFd3
                                                       u3/estadoActual_FSM_FFd2
    SLICE_X32Y15.B2      net (fanout=44)       2.578   u3/estadoActual_FSM_FFd2
    SLICE_X32Y15.BMUX    Tilo                  0.251   s_monedas<3>
                                                       u3/estadoActual_FSM_FFd1-In2_SW0
    SLICE_X19Y35.B6      net (fanout=1)        1.960   N01
    SLICE_X19Y35.B       Tilo                  0.259   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1-In3
    SLICE_X19Y35.CX      net (fanout=3)        0.389   u3/estadoActual_FSM_FFd1-In
    SLICE_X19Y35.CLK     Tdick                 0.063   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                      5.891ns (0.964ns logic, 4.927ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/u0/estadoActual_FSM_FFd2_1 (FF)
  Destination:          u3/estadoActual_FSM_FFd1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.843ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.332 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u2/u0/estadoActual_FSM_FFd2_1 to u3/estadoActual_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.AQ      Tcko                  0.408   u2/u0/estadoActual_FSM_FFd2_1
                                                       u2/u0/estadoActual_FSM_FFd2_1
    SLICE_X18Y38.D5      net (fanout=1)        1.254   u2/u0/estadoActual_FSM_FFd2_1
    SLICE_X18Y38.D       Tilo                  0.203   s_Int50
                                                       u2/u0/estadoActual__n0019<0>1
    SLICE_X19Y35.C4      net (fanout=8)        0.681   s_Int50
    SLICE_X19Y35.C       Tilo                  0.259   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1-In1
    SLICE_X19Y35.B4      net (fanout=1)        0.327   u3/estadoActual_FSM_FFd1-In1
    SLICE_X19Y35.B       Tilo                  0.259   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1-In3
    SLICE_X19Y35.CX      net (fanout=3)        0.389   u3/estadoActual_FSM_FFd1-In
    SLICE_X19Y35.CLK     Tdick                 0.063   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.843ns (1.192ns logic, 2.651ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point u3/estadoActual_FSM_FFd1 (SLICE_X21Y35.AX), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/estadoActual_FSM_FFd3 (FF)
  Destination:          u3/estadoActual_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.958ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/estadoActual_FSM_FFd3 to u3/estadoActual_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y35.CQ      Tcko                  0.391   u3/estadoActual_FSM_FFd3
                                                       u3/estadoActual_FSM_FFd3
    SLICE_X32Y15.B3      net (fanout=47)       2.629   u3/estadoActual_FSM_FFd3
    SLICE_X32Y15.BMUX    Tilo                  0.251   s_monedas<3>
                                                       u3/estadoActual_FSM_FFd1-In2_SW0
    SLICE_X19Y35.B6      net (fanout=1)        1.960   N01
    SLICE_X19Y35.B       Tilo                  0.259   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1-In3
    SLICE_X21Y35.AX      net (fanout=3)        0.405   u3/estadoActual_FSM_FFd1-In
    SLICE_X21Y35.CLK     Tdick                 0.063   u3/estadoActual_FSM_FFd3
                                                       u3/estadoActual_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.958ns (0.964ns logic, 4.994ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u3/estadoActual_FSM_FFd2 (FF)
  Destination:          u3/estadoActual_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.907ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u3/estadoActual_FSM_FFd2 to u3/estadoActual_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y35.BQ      Tcko                  0.391   u3/estadoActual_FSM_FFd3
                                                       u3/estadoActual_FSM_FFd2
    SLICE_X32Y15.B2      net (fanout=44)       2.578   u3/estadoActual_FSM_FFd2
    SLICE_X32Y15.BMUX    Tilo                  0.251   s_monedas<3>
                                                       u3/estadoActual_FSM_FFd1-In2_SW0
    SLICE_X19Y35.B6      net (fanout=1)        1.960   N01
    SLICE_X19Y35.B       Tilo                  0.259   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1-In3
    SLICE_X21Y35.AX      net (fanout=3)        0.405   u3/estadoActual_FSM_FFd1-In
    SLICE_X21Y35.CLK     Tdick                 0.063   u3/estadoActual_FSM_FFd3
                                                       u3/estadoActual_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.907ns (0.964ns logic, 4.943ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/u0/estadoActual_FSM_FFd2_1 (FF)
  Destination:          u3/estadoActual_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.859ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.337 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u2/u0/estadoActual_FSM_FFd2_1 to u3/estadoActual_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.AQ      Tcko                  0.408   u2/u0/estadoActual_FSM_FFd2_1
                                                       u2/u0/estadoActual_FSM_FFd2_1
    SLICE_X18Y38.D5      net (fanout=1)        1.254   u2/u0/estadoActual_FSM_FFd2_1
    SLICE_X18Y38.D       Tilo                  0.203   s_Int50
                                                       u2/u0/estadoActual__n0019<0>1
    SLICE_X19Y35.C4      net (fanout=8)        0.681   s_Int50
    SLICE_X19Y35.C       Tilo                  0.259   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1-In1
    SLICE_X19Y35.B4      net (fanout=1)        0.327   u3/estadoActual_FSM_FFd1-In1
    SLICE_X19Y35.B       Tilo                  0.259   u3/estadoActual_FSM_FFd2_1
                                                       u3/estadoActual_FSM_FFd1-In3
    SLICE_X21Y35.AX      net (fanout=3)        0.405   u3/estadoActual_FSM_FFd1-In
    SLICE_X21Y35.CLK     Tdick                 0.063   u3/estadoActual_FSM_FFd3
                                                       u3/estadoActual_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (1.192ns logic, 2.667ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u4/u5/aux (SLICE_X29Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u4/u5/aux (FF)
  Destination:          u4/u5/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u4/u5/aux to u4/u5/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.AQ      Tcko                  0.198   u4/u5/aux
                                                       u4/u5/aux
    SLICE_X29Y17.A6      net (fanout=3)        0.027   u4/u5/aux
    SLICE_X29Y17.CLK     Tah         (-Th)    -0.215   u4/u5/aux
                                                       u4/u5/aux_INV_8_o1_INV_0
                                                       u4/u5/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point u0/u1/cuenta_8 (SLICE_X16Y47.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/u0/estadoActual_FSM_FFd2 (FF)
  Destination:          u0/u1/cuenta_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/u0/estadoActual_FSM_FFd2 to u0/u1/cuenta_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.BQ      Tcko                  0.198   u0/u0/estadoActual_FSM_FFd2
                                                       u0/u0/estadoActual_FSM_FFd2
    SLICE_X16Y47.A5      net (fanout=27)       0.087   u0/u0/estadoActual_FSM_FFd2
    SLICE_X16Y47.CLK     Tah         (-Th)    -0.190   u0/u1/cuenta<11>
                                                       u0/u1/Mmux_cuenta[24]_GND_6_o_mux_3_OUT241
                                                       u0/u1/cuenta_8
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.388ns logic, 0.087ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------

Paths for end point u0/u1/cuenta_10 (SLICE_X16Y47.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/u0/estadoActual_FSM_FFd2 (FF)
  Destination:          u0/u1/cuenta_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/u0/estadoActual_FSM_FFd2 to u0/u1/cuenta_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.BQ      Tcko                  0.198   u0/u0/estadoActual_FSM_FFd2
                                                       u0/u0/estadoActual_FSM_FFd2
    SLICE_X16Y47.C4      net (fanout=27)       0.152   u0/u0/estadoActual_FSM_FFd2
    SLICE_X16Y47.CLK     Tah         (-Th)    -0.190   u0/u1/cuenta<11>
                                                       u0/u1/Mmux_cuenta[24]_GND_6_o_mux_3_OUT26
                                                       u0/u1/cuenta_10
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.388ns logic, 0.152ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u2/u1/cuenta<24>/CLK
  Logical resource: u2/u1/cuenta_24/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: u2/u1/cuenta<24>/SR
  Logical resource: u2/u1/cuenta_24/SR
  Location pin: SLICE_X12Y54.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.160|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5173 paths, 0 nets, and 1009 connections

Design statistics:
   Minimum period:   6.160ns{1}   (Maximum frequency: 162.338MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 31 09:43:34 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



