 ** Message System Log
 ** Database: 
 ** Date:   Fri Sep 02 10:17:37 2011


****************
Macro Parameters
****************

Name                            : CIC_regs
Family                          : SmartFusion
Output Format                   : VHDL
Type                            : RAM
Write Enable                    : Active Low
Read Enable                     : Active Low
Reset                           : Active High
LP                              : None
FF                              : None
Read Clock                      : Rising
Write Clock                     : Rising
Write Depth                     : 15
Write Width                     : 47
Read Depth                      : 15
Read Width                      : 47
RAM Type                        : Dual Port
Clocks                          : Single Read/Write Clock
Write Mode A                    : Hold Data
Write Mode B                    : Hold Data
Read Pipeline A                 : No
Read Pipeline B                 : No
Optimized for                   : Power
Portname DataIn                 :
Portname DataOut                :
Portname Write En               :
Portname Read En                :
Portname WClock                 :
Portname RClock                 :
Portname WAddress               :
Portname RAddress               :
Portname Reset                  : RESET
Portname Clock                  : CLKAB
Portname DataAIn                : DINA
Portname DataBIn                : DINB
Portname DataAOut               : DOUTA
Portname DataBOut               : DOUTB
Portname AddressA               : ADDRA
Portname AddressB               : ADDRB
Portname CLKA                   :
Portname CLKB                   :
Portname RWA                    : RWA
Portname RWB                    : RWB
Portname BLKA                   : BLKA
Portname BLKB                   : BLKB
Portname LP                     :
Portname FF                     :
Initialize RAM                  : True

Cascade Configuration:
     Port A configuration       : 512x8
     Port B configuration       : 512x8
     Number of blocks depth wise: 1
     Number of blocks width wise: 6

**************
Compile Report
**************


Netlist Resource Report
=======================

    Microcontroller Subsystem  Used:      0  Total:      1   (0.00%)
    Fabric                     Used:      1  Total:   4608   (0.02%)
    Fabric IO (W/ clocks)      Used:      0  Total:     94   (0.00%)
    Fabric Differential IO     Used:      0  Total:     47   (0.00%)
    Dedicated Analog IO        Used:      0  Total:     32   (0.00%)
    Dedicated MSS IO           Used:      0  Total:     43   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     15   (0.00%)
    MSS GLOBAL                 Used:      0  Total:      3   (0.00%)
    On-chip RC oscillator      Used:      0  Total:      1   (0.00%)
    Main Crystal oscillator    Used:      0  Total:      1   (0.00%)
    32 KHz Crystal oscillator  Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      6  Total:      8   (75.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote VHDL netlist to
C:/Users/babjak/Desktop/CIC_SRAM/smartgen\CIC_regs\CIC_regs.vhd.

 ** Log Ended:   Fri Sep 02 10:17:39 2011

