Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Wed Feb 28 12:01:26 2018
| Host             : cfaed-pdpc004 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+------------+
| Total On-Chip Power (uW) | 248546.016 |
| Dynamic (uW)             | 6438.297   |
| Device Static (uW)       | 242107.719 |
| Effective TJA (C/W)      | 1.1        |
| Max Ambient (C)          | 84.7       |
| Junction Temperature (C) | 25.3       |
| Confidence Level         | Low        |
| Setting File             | ---        |
| Simulation Activity File | ---        |
| Design Nets Matched      | NA         |
+--------------------------+------------+


1.1 On-Chip Components
----------------------

+----------------+------------+----------+-----------+-----------------+
| On-Chip        | Power (uW) | Used     | Available | Utilization (%) |
+----------------+------------+----------+-----------+-----------------+
| Clocks         |     0.000  |        3 |       --- |             --- |
| Slice Logic    |    60.345  |       21 |       --- |             --- |
|   LUT as Logic |    48.559  |        9 |    303600 |           <0.01 |
|   CARRY4       |    11.786  |        2 |     75900 |           <0.01 |
|   Others       |     0.000  |        2 |       --- |             --- |
| Signals        |   466.113  |       19 |       --- |             --- |
| I/O            |  5911.846  |       16 |       700 |            2.29 |
| Static Power   | 242107.719 |          |           |                 |
| Total          | 248546.016 |          |           |                 |
+----------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.134 |       0.001 |      0.134 |
| Vccaux    |       1.800 |     0.038 |       0.000 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------+------------+
| Name            | Power (uW) |
+-----------------+------------+
| top             |  6438.304  |
|   ReConfig      |   346.048  |
|     genPG[0].PG |     5.493  |
|     genPG[1].PG |     5.493  |
|     genPG[2].PG |     5.493  |
|     genPG[3].PG |     5.493  |
|     genPG[4].PG |     5.493  |
|     genPG[5].PG |     5.493  |
|     genPG[6].PG |     5.493  |
|     genPG[7].PG |     5.493  |
+-----------------+------------+


