#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000004772930 .scope module, "shiftRegTB" "shiftRegTB" 2 2;
 .timescale -9 -11;
P_00000000047a85f0 .param/l "Total" 0 2 3, +C4<00000000000000000000000000001000>;
v00000000047adbc0_0 .var "par_data_in", 7 0;
v00000000047adc60_0 .var "par_load_in_n", 0 0;
v00000000047add00_0 .var "reset_n", 0 0;
v00000000047adda0_0 .net "s_out", 0 0, L_00000000047ff5c0;  1 drivers
v00000000047ade40_0 .var "serclk", 0 0;
S_0000000004772ab0 .scope module, "s1" "shiftReg" 2 14, 3 1 0, S_0000000004772930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "serclk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 8 "par_data_in"
    .port_info 3 /INPUT 1 "par_load_in_n"
    .port_info 4 /OUTPUT 1 "s_out"
P_00000000047a7ff0 .param/l "TOTAL_BIT_COUNT" 0 3 2, +C4<00000000000000000000000000001000>;
v00000000047aabc0_0 .net "par_data_in", 7 0, v00000000047adbc0_0;  1 drivers
v0000000004772c30_0 .net "par_load_in_n", 0 0, v00000000047adc60_0;  1 drivers
v0000000004772cd0_0 .net "reset_n", 0 0, v00000000047add00_0;  1 drivers
v00000000047ad9e0_0 .net "s_out", 0 0, L_00000000047ff5c0;  alias, 1 drivers
v00000000047ada80_0 .net "serclk", 0 0, v00000000047ade40_0;  1 drivers
v00000000047adb20_0 .var "shift_reg", 7 0;
E_00000000047a7fb0/0 .event negedge, v0000000004772cd0_0;
E_00000000047a7fb0/1 .event posedge, v00000000047ada80_0;
E_00000000047a7fb0 .event/or E_00000000047a7fb0/0, E_00000000047a7fb0/1;
L_00000000047ff5c0 .part v00000000047adb20_0, 0, 1;
    .scope S_0000000004772ab0;
T_0 ;
    %wait E_00000000047a7fb0;
    %load/vec4 v0000000004772cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000047adb20_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000004772c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000047aabc0_0;
    %store/vec4 v00000000047adb20_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000000047adb20_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000047adb20_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000004772930;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000047ade40_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000000004772930;
T_2 ;
    %delay 100, 0;
    %load/vec4 v00000000047ade40_0;
    %inv;
    %store/vec4 v00000000047ade40_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000004772930;
T_3 ;
    %vpi_call 2 31 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000004772ab0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000047add00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000047adc60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000047adbc0_0, 0, 8;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000047add00_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000000047adbc0_0, 0, 8;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000047adc60_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000047adc60_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000047adc60_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000047adc60_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000047add00_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000000004772930;
T_4 ;
    %vpi_call 2 49 "$monitor", "serclk=%d par_data_in=%d,s_out=%d, par_load_in_n=%d", v00000000047ade40_0, v00000000047adbc0_0, v00000000047adda0_0, v00000000047adc60_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shiftReg_tb.v";
    "shiftReg.v";
