use std::fmt;

#[rustfmt::skip]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum R8 { B, C, D, E, H, L, HlInd, A }

impl R8 {
    const ALL: [Self; 8] = [Self::B, Self::C, Self::D, Self::E, Self::H, Self::L, Self::HlInd, Self::A];
    const FMT: [&str; 8] = ["b", "c", "d", "e", "h", "l", "[hl]", "a"];
    fn oct(o: u8) -> Self { Self::ALL[(o & 0b111) as usize] }
}

#[rustfmt::skip]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum R16 { BC, DE, HL, SP }

impl R16 {
    const ALL: [Self; 4] = [Self::BC, Self::DE, Self::HL, Self::SP];
    const FMT: [&str; 4] = ["bc", "de", "hl", "sp"];
    fn oct(o: u8) -> Self { Self::ALL[((o & 0b111) >> 1) as usize] }
}

#[rustfmt::skip]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum R16Stk { BC = 0, DE = 1, HL = 2, AF = 3 }

impl R16Stk {
    const ALL: [Self; 4] = [Self::BC, Self::DE, Self::HL, Self::AF];
    const FMT: [&str; 4] = ["bc", "de", "hl", "af"];
    fn oct(o: u8) -> Self { Self::ALL[((o & 0b111) >> 1) as usize] }
}

#[rustfmt::skip]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum R16Mem { BC, DE, HlInc, HlDec }

impl R16Mem {
    const ALL: [Self; 4] = [Self::BC, Self::DE, Self::HlInc, Self::HlDec];
    const FMT: [&str; 4] = ["[bc]", "[be]", "[hl-]", "[hl+]"];
    fn oct(o: u8) -> Self { Self::ALL[((o & 0b111) >> 1) as usize] }
}

#[rustfmt::skip]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Cond { NZ, Z, NC, C }

impl Cond {
    const ALL: [Self; 4] = [Self::NZ, Self::Z, Self::NC, Self::C];
    const FMT: [&str; 4] = ["nz", "z", "nc", "c"];
    fn oct(o: u8) -> Self { Self::ALL[(o & 0b111) as usize] }
}

#[rustfmt::skip]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum AluOp { Add, Adc, Sub, Sbc, And, Xor, Or, Cp }

impl AluOp {
    const ALL: [Self; 8] = [Self::Add, Self::Adc, Self::Sub, Self::Sbc, Self::And, Self::Xor, Self::Or, Self::Cp];
    const FMT: [&str; 8] = ["add", "adc", "sub", "sbc", "and", "xor", "or", "cp"];
    fn oct(o: u8) -> Self { Self::ALL[(o & 0b111) as usize] }
}

#[rustfmt::skip]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum ShiftOp { Rlc, Rrc, Rl, Rr, Sla, Sra, Swap, Srl }

impl ShiftOp {
    const ALL: [Self; 8] = [Self::Rlc, Self::Rrc, Self::Rl, Self::Rr, Self::Sla, Self::Sra, Self::Swap, Self::Srl];
    const FMT: [&str; 8] = ["rlc", "rrc", "rl", "rr", "sla", "sra", "swap", "srl"];
    fn oct(o: u8) -> Self { Self::ALL[(o & 0b111) as usize] }
}

#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum Instruction {
    // Control
    Nop,
    Stop,
    Halt,
    Di,
    Ei,

    // 8-bit loads
    Ld(R8, R8),
    LdN(R8),
    LdhImmA,
    LdhAImm,
    LdhCA,
    LdhAC,
    LdhAbsA,
    LdhAAbs,

    // 16-bit loads
    Ld16N(R16),
    LdA16SP,
    LdR16MemA(R16Mem),
    LdAR16Mem(R16Mem),
    LdHlSp8,
    LdSpHl,

    // Arithmetic
    Alu(AluOp, R8),
    AluN(AluOp),
    Inc(R8),
    Dec(R8),
    Inc16(R16),
    Dec16(R16),
    AddHl(R16),
    AddSpImm,

    // Jump
    Jr(Option<Cond>),
    Jp(Option<Cond>),
    Call(Option<Cond>),
    Ret(Option<Cond>),
    JpHl,
    RetI,
    Rst(u8),

    // Stack
    Pop(R16Stk),
    Push(R16Stk),

    // Accumulator/Flag
    Rcla,
    Rrca,
    Rla,
    Rra,
    Dda,
    Cpl,
    Scf,
    Ccf,

    // Prefix
    Shift(ShiftOp, R8),
    Bit(u8, R8),
    Res(u8, R8),
    Set(u8, R8),

    Illegal(u8),
}

impl Instruction {
    pub fn decode(op_code: u8) -> Self {
        match op_code >> 6 {
            0 => Self::block0(op_code),
            1 => Self::block1(op_code),
            2 => Self::block2(op_code),
            3 => Self::block3(op_code),
            _ => Instruction::Illegal(op_code),
        }
    }

    fn milo(op_code: u8) -> (u8, u8) { ((op_code & 0o070) >> 3, op_code & 0o007) }

    fn block0(op_code: u8) -> Self {
        match Self::milo(op_code) {
            (0, 0) => Instruction::Nop,
            (1, 0) => Instruction::Stop,
            (2, 0) => Instruction::LdA16SP,
            (3, 0) => Instruction::Jr(None),
            (c, 0) => Instruction::Jr(Some(Cond::oct(c >> 2))),
            (r @ (0 | 2 | 4 | 6), 1) => Instruction::Ld16N(R16::oct(r)),
            (r, 1) => Instruction::AddHl(R16::oct(r)),
            (o @ (0 | 2 | 4 | 6), 2) => Instruction::LdR16MemA(R16Mem::oct(o)),
            (o, 2) => Instruction::LdAR16Mem(R16Mem::oct(o)),
            (r @ (0 | 2 | 4 | 6), 3) => Instruction::Inc16(R16::oct(r)),
            (r, 3) => Instruction::Dec16(R16::oct(r)),
            (r, 4) => Instruction::Inc(R8::oct(r)),
            (r, 5) => Instruction::Dec(R8::oct(r)),
            (r, 6) => Instruction::LdN(R8::oct(r)),
            (0, 7) => Instruction::Rcla,
            (1, 7) => Instruction::Rrca,
            (2, 7) => Instruction::Rla,
            (3, 7) => Instruction::Rra,
            (4, 7) => Instruction::Dda,
            (5, 7) => Instruction::Cpl,
            (6, 7) => Instruction::Scf,
            (7, 7) => Instruction::Ccf,
            _ => Instruction::Illegal(op_code),
        }
    }

    fn block1(op_code: u8) -> Self {
        match Self::milo(op_code) {
            (6, 6) => Instruction::Halt,
            (src @ 0..8, dst @ 0..8) => Instruction::Ld(R8::oct(src), R8::oct(dst)),
            _ => Instruction::Illegal(op_code),
        }
    }

    fn block2(op_code: u8) -> Self {
        match Self::milo(op_code) {
            (op @ 0..8, r @ 0..8) => Instruction::Alu(AluOp::oct(op), R8::oct(r)),
            _ => Instruction::Illegal(op_code),
        }
    }

    fn block3(op_code: u8) -> Self {
        match Self::milo(op_code) {
            (c @ 0..4, 0) => Instruction::Ret(Some(Cond::oct(c))),
            (4, 0) => Instruction::LdhImmA,
            (5, 0) => Instruction::AddSpImm,
            (6, 0) => Instruction::LdhAImm,
            (7, 0) => Instruction::LdHlSp8,
            (1, 1) => Instruction::Ret(None),
            (3, 1) => Instruction::RetI,
            (5, 1) => Instruction::JpHl,
            (7, 1) => Instruction::LdSpHl,
            (r @ (0 | 2 | 4 | 6), 1) => Instruction::Pop(R16Stk::oct(r << 2)),
            (o @ 0..4, 2) => Instruction::Jp(Some(Cond::oct(o))),
            (4, 2) => Instruction::LdhCA,
            (5, 2) => Instruction::LdhAbsA,
            (6, 2) => Instruction::LdhAC,
            (7, 2) => Instruction::LdhAAbs,
            (0, 3) => Instruction::Jp(None),
            (1, 3) => Self::prefix(op_code),
            (6, 3) => Instruction::Di,
            (7, 3) => Instruction::Ei,
            (c @ 0..4, 4) => Instruction::Call(Some(Cond::oct(c))),
            (r @ (0 | 2 | 4 | 6), 5) => Instruction::Push(R16Stk::oct(r << 2)),
            (1, 5) => Instruction::Call(None),
            (op, 6) => Instruction::AluN(AluOp::oct(op)),
            (j, 7) => Instruction::Rst(j << 3),
            _ => Instruction::Illegal(op_code),
        }
    }

    fn prefix(op_code: u8) -> Self {
        let (mi, lo) = Self::milo(op_code);
        match (op_code >> 3, mi, lo) {
            (0, o @ 0..8, r @ 0..8) => Instruction::Shift(ShiftOp::oct(o), R8::oct(r)),
            (1, i @ 0..8, r @ 0..8) => Instruction::Bit(i, R8::oct(r)),
            (2, i @ 0..8, r @ 0..8) => Instruction::Res(i, R8::oct(r)),
            (3, i @ 0..8, r @ 0..8) => Instruction::Set(i, R8::oct(r)),
            _ => Instruction::Illegal(op_code),
        }
    }

    fn shape(&self) -> (u8, u8, u8) {
        let is_hl = |r: &R8| matches!(r, R8::HlInd);

        match self {
            Instruction::Nop => (1, 4, 4),
            Instruction::Stop => (2, 4, 4),
            Instruction::Halt => (1, 4, 4),
            Instruction::Di => (1, 4, 4),
            Instruction::Ei => (1, 4, 4),
            Instruction::Ld(src, dst) if is_hl(src) || is_hl(dst) => (1, 8, 8),
            Instruction::Ld(_, _) => (1, 4, 4),
            Instruction::LdN(r) if is_hl(r) => (2, 12, 12),
            Instruction::LdN(_) => (2, 8, 8),
            Instruction::LdhImmA => (2, 12, 12),
            Instruction::LdhAImm => (2, 12, 12),
            Instruction::LdhCA => (1, 8, 8),
            Instruction::LdhAC => (1, 8, 8),
            Instruction::LdhAbsA => (3, 16, 16),
            Instruction::LdhAAbs => (3, 16, 16),
            Instruction::Ld16N(_) => (3, 12, 12),
            Instruction::LdA16SP => (3, 20, 20),
            Instruction::LdR16MemA(_) => (1, 8, 8),
            Instruction::LdAR16Mem(_) => (1, 8, 8),
            Instruction::LdSpHl => (1, 8, 8),
            Instruction::LdHlSp8 => (2, 12, 12),
            Instruction::Alu(_, r) if is_hl(r) => (1, 8, 8),
            Instruction::Alu(_, _) => (1, 4, 4),
            Instruction::AluN(_) => (2, 8, 8),
            Instruction::Inc(r) if is_hl(r) => (1, 12, 12),
            Instruction::Inc(_) => (1, 4, 4),
            Instruction::Dec(r) if is_hl(r) => (1, 12, 12),
            Instruction::Dec(_) => (1, 4, 4),
            Instruction::Inc16(_) => (1, 8, 8),
            Instruction::Dec16(_) => (1, 8, 8),
            Instruction::AddHl(_) => (1, 8, 8),
            Instruction::AddSpImm => (2, 16, 16),
            Instruction::Jr(None) => (2, 12, 12),
            Instruction::Jr(Some(_)) => (2, 8, 12),
            Instruction::Jp(None) => (3, 16, 16),
            Instruction::Jp(Some(_)) => (3, 12, 16),
            Instruction::JpHl => (1, 4, 4),
            Instruction::Call(None) => (3, 24, 24),
            Instruction::Call(Some(_)) => (3, 12, 24),
            Instruction::Ret(None) => (1, 16, 16),
            Instruction::Ret(Some(_)) => (1, 8, 20),
            Instruction::RetI => (1, 16, 16),
            Instruction::Rst(_) => (1, 16, 16),
            Instruction::Pop(_) => (1, 12, 12),
            Instruction::Push(_) => (1, 16, 16),
            Instruction::Rcla => (1, 4, 4),
            Instruction::Rrca => (1, 4, 4),
            Instruction::Rla => (1, 4, 4),
            Instruction::Rra => (1, 4, 4),
            Instruction::Dda => (1, 4, 4),
            Instruction::Cpl => (1, 4, 4),
            Instruction::Scf => (1, 4, 4),
            Instruction::Ccf => (1, 4, 4),
            Instruction::Shift(_, r) if is_hl(r) => (2, 16, 16),
            Instruction::Shift(_, _) => (2, 8, 8),
            Instruction::Bit(_, r) if is_hl(r) => (2, 12, 12),
            Instruction::Bit(_, _) => (2, 8, 8),
            Instruction::Res(_, r) if is_hl(r) => (2, 16, 16),
            Instruction::Res(_, _) => (2, 8, 8),
            Instruction::Set(_, r) if is_hl(r) => (2, 16, 16),
            Instruction::Set(_, _) => (2, 8, 8),
            Instruction::Illegal(_) => (1, 4, 4),
        }
    }
    pub fn cycle_count(&self) -> u32 { 1 }
}

impl fmt::Display for Instruction {
    fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
        match self {
            Instruction::Nop => write!(f, "nop"),
            Instruction::Stop => write!(f, "stop"),
            Instruction::Halt => write!(f, "halt"),
            Instruction::Di => write!(f, "di"),
            Instruction::Ei => write!(f, "ei"),
            Instruction::Ld(src, dst) => write!(f, "ld {src}, {dst}"),
            Instruction::LdN(r) => write!(f, "ld {r}, n8"),
            Instruction::LdhImmA => write!(f, "ldh [a16], a"),
            Instruction::LdhAImm => write!(f, "ldh a, [a16]"),
            Instruction::LdhCA => write!(f, "ldh c a"),
            Instruction::LdhAC => write!(f, "ldh a c"),
            Instruction::LdhAbsA => write!(f, "ldh [a8], a"),
            Instruction::LdhAAbs => write!(f, "ldh a, [a8]"),
            Instruction::Ld16N(r) => write!(f, "ld {r}, n16"),
            Instruction::LdA16SP => write!(f, "ld [a16], sp"),
            Instruction::LdR16MemA(r) => write!(f, "ld {r}, a"),
            Instruction::LdAR16Mem(r) => write!(f, "ld a, {r}"),
            Instruction::LdSpHl => write!(f, "ld sp, hl"),
            Instruction::LdHlSp8 => write!(f, "ld hl, sp + e8"),
            Instruction::Alu(op, r) => write!(f, "{op} a, {r}"),
            Instruction::AluN(op) => write!(f, "{op} a, n8 "),
            Instruction::Inc(r) => write!(f, "inc {r}"),
            Instruction::Dec(r) => write!(f, "dec {r}"),
            Instruction::Inc16(r) => write!(f, "inc {r}"),
            Instruction::Dec16(r) => write!(f, "dec {r}"),
            Instruction::AddHl(r) => write!(f, "add hl, {r}"),
            Instruction::AddSpImm => write!(f, "add sp, e8"),
            Instruction::Jr(None) => write!(f, "jr e8"),
            Instruction::Jr(Some(c)) => write!(f, "jr {c}, e8"),
            Instruction::Jp(None) => write!(f, "jp a16"),
            Instruction::Jp(Some(c)) => write!(f, "jp {c}, a16"),
            Instruction::JpHl => write!(f, "jp hl"),
            Instruction::Call(None) => write!(f, "call a16"),
            Instruction::Call(Some(c)) => write!(f, "call {c}, a16"),
            Instruction::Ret(None) => write!(f, "ret"),
            Instruction::Ret(Some(c)) => write!(f, "ret {c}"),
            Instruction::RetI => write!(f, "reti"),
            Instruction::Rst(i) => write!(f, "rst {i:2x}"),
            Instruction::Pop(r) => write!(f, "pop {r}"),
            Instruction::Push(r) => write!(f, "push {r}"),
            Instruction::Rcla => write!(f, "rlca"),
            Instruction::Rrca => write!(f, "rrca"),
            Instruction::Rla => write!(f, "rla"),
            Instruction::Rra => write!(f, "rra"),
            Instruction::Dda => write!(f, "dda"),
            Instruction::Cpl => write!(f, "cpl"),
            Instruction::Scf => write!(f, "scf"),
            Instruction::Ccf => write!(f, "ccf"),
            Instruction::Shift(op, r) => write!(f, "{op}, {r}"),
            Instruction::Bit(i, r) => write!(f, "bit {i}, {r}"),
            Instruction::Res(i, r) => write!(f, "res {i}, {r}"),
            Instruction::Set(i, r) => write!(f, "set {i}, {r}"),
            Instruction::Illegal(opc) => write!(f, "ILLEGAL opcode {opc}"),
        }
    }
}

macro_rules! impl_display_from_fmt {
    ($($ty:ty),* $(,)?) => {
        $(
            impl fmt::Display for $ty {
                fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
                    f.write_str(Self::FMT[*self as usize])
                }
            }
        )*
    };
}

impl_display_from_fmt!(R8, R16, R16Stk, R16Mem, Cond, AluOp, ShiftOp,);
