$date
	Sun Aug 23 15:42:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$var wire 32 ! sum [31:0] $end
$var wire 1 " ca $end
$var reg 32 # a [31:0] $end
$var reg 32 $ b [31:0] $end
$var reg 1 % cin $end
$scope module FullAdd_0 $end
$var wire 32 & a [31:0] $end
$var wire 32 ' b [31:0] $end
$var wire 1 % c_in $end
$var wire 1 ( w1 $end
$var wire 32 ) sum [31:0] $end
$var wire 1 " c_out $end
$scope module fa16_0 $end
$var wire 16 * a [15:0] $end
$var wire 16 + b [15:0] $end
$var wire 1 % c_in $end
$var wire 1 , w3 $end
$var wire 1 - w2 $end
$var wire 1 . w1 $end
$var wire 16 / sum [15:0] $end
$var wire 1 ( c_out $end
$scope module fa4_0 $end
$var wire 4 0 a [3:0] $end
$var wire 4 1 b [3:0] $end
$var wire 1 % c_in $end
$var wire 1 2 w3 $end
$var wire 1 3 w2 $end
$var wire 1 4 w1 $end
$var wire 4 5 sum [3:0] $end
$var wire 1 . c_out $end
$scope module fa_0 $end
$var wire 1 6 a $end
$var wire 1 7 b $end
$var wire 1 % c_in $end
$var wire 1 4 c_out $end
$var wire 1 8 sum $end
$var wire 1 9 w1 $end
$var wire 1 : w2 $end
$var wire 1 ; w3 $end
$upscope $end
$scope module fa_1 $end
$var wire 1 < a $end
$var wire 1 = b $end
$var wire 1 4 c_in $end
$var wire 1 3 c_out $end
$var wire 1 > sum $end
$var wire 1 ? w1 $end
$var wire 1 @ w2 $end
$var wire 1 A w3 $end
$upscope $end
$scope module fa_2 $end
$var wire 1 B a $end
$var wire 1 C b $end
$var wire 1 3 c_in $end
$var wire 1 2 c_out $end
$var wire 1 D sum $end
$var wire 1 E w1 $end
$var wire 1 F w2 $end
$var wire 1 G w3 $end
$upscope $end
$scope module fa_3 $end
$var wire 1 H a $end
$var wire 1 I b $end
$var wire 1 2 c_in $end
$var wire 1 . c_out $end
$var wire 1 J sum $end
$var wire 1 K w1 $end
$var wire 1 L w2 $end
$var wire 1 M w3 $end
$upscope $end
$upscope $end
$scope module fa4_1 $end
$var wire 4 N a [3:0] $end
$var wire 4 O b [3:0] $end
$var wire 1 . c_in $end
$var wire 1 P w3 $end
$var wire 1 Q w2 $end
$var wire 1 R w1 $end
$var wire 4 S sum [3:0] $end
$var wire 1 - c_out $end
$scope module fa_0 $end
$var wire 1 T a $end
$var wire 1 U b $end
$var wire 1 . c_in $end
$var wire 1 R c_out $end
$var wire 1 V sum $end
$var wire 1 W w1 $end
$var wire 1 X w2 $end
$var wire 1 Y w3 $end
$upscope $end
$scope module fa_1 $end
$var wire 1 Z a $end
$var wire 1 [ b $end
$var wire 1 R c_in $end
$var wire 1 Q c_out $end
$var wire 1 \ sum $end
$var wire 1 ] w1 $end
$var wire 1 ^ w2 $end
$var wire 1 _ w3 $end
$upscope $end
$scope module fa_2 $end
$var wire 1 ` a $end
$var wire 1 a b $end
$var wire 1 Q c_in $end
$var wire 1 P c_out $end
$var wire 1 b sum $end
$var wire 1 c w1 $end
$var wire 1 d w2 $end
$var wire 1 e w3 $end
$upscope $end
$scope module fa_3 $end
$var wire 1 f a $end
$var wire 1 g b $end
$var wire 1 P c_in $end
$var wire 1 - c_out $end
$var wire 1 h sum $end
$var wire 1 i w1 $end
$var wire 1 j w2 $end
$var wire 1 k w3 $end
$upscope $end
$upscope $end
$scope module fa4_2 $end
$var wire 4 l a [3:0] $end
$var wire 4 m b [3:0] $end
$var wire 1 - c_in $end
$var wire 1 n w3 $end
$var wire 1 o w2 $end
$var wire 1 p w1 $end
$var wire 4 q sum [3:0] $end
$var wire 1 , c_out $end
$scope module fa_0 $end
$var wire 1 r a $end
$var wire 1 s b $end
$var wire 1 - c_in $end
$var wire 1 p c_out $end
$var wire 1 t sum $end
$var wire 1 u w1 $end
$var wire 1 v w2 $end
$var wire 1 w w3 $end
$upscope $end
$scope module fa_1 $end
$var wire 1 x a $end
$var wire 1 y b $end
$var wire 1 p c_in $end
$var wire 1 o c_out $end
$var wire 1 z sum $end
$var wire 1 { w1 $end
$var wire 1 | w2 $end
$var wire 1 } w3 $end
$upscope $end
$scope module fa_2 $end
$var wire 1 ~ a $end
$var wire 1 !" b $end
$var wire 1 o c_in $end
$var wire 1 n c_out $end
$var wire 1 "" sum $end
$var wire 1 #" w1 $end
$var wire 1 $" w2 $end
$var wire 1 %" w3 $end
$upscope $end
$scope module fa_3 $end
$var wire 1 &" a $end
$var wire 1 '" b $end
$var wire 1 n c_in $end
$var wire 1 , c_out $end
$var wire 1 (" sum $end
$var wire 1 )" w1 $end
$var wire 1 *" w2 $end
$var wire 1 +" w3 $end
$upscope $end
$upscope $end
$scope module fa4_3 $end
$var wire 4 ," a [3:0] $end
$var wire 4 -" b [3:0] $end
$var wire 1 , c_in $end
$var wire 1 ." w3 $end
$var wire 1 /" w2 $end
$var wire 1 0" w1 $end
$var wire 4 1" sum [3:0] $end
$var wire 1 ( c_out $end
$scope module fa_0 $end
$var wire 1 2" a $end
$var wire 1 3" b $end
$var wire 1 , c_in $end
$var wire 1 0" c_out $end
$var wire 1 4" sum $end
$var wire 1 5" w1 $end
$var wire 1 6" w2 $end
$var wire 1 7" w3 $end
$upscope $end
$scope module fa_1 $end
$var wire 1 8" a $end
$var wire 1 9" b $end
$var wire 1 0" c_in $end
$var wire 1 /" c_out $end
$var wire 1 :" sum $end
$var wire 1 ;" w1 $end
$var wire 1 <" w2 $end
$var wire 1 =" w3 $end
$upscope $end
$scope module fa_2 $end
$var wire 1 >" a $end
$var wire 1 ?" b $end
$var wire 1 /" c_in $end
$var wire 1 ." c_out $end
$var wire 1 @" sum $end
$var wire 1 A" w1 $end
$var wire 1 B" w2 $end
$var wire 1 C" w3 $end
$upscope $end
$scope module fa_3 $end
$var wire 1 D" a $end
$var wire 1 E" b $end
$var wire 1 ." c_in $end
$var wire 1 ( c_out $end
$var wire 1 F" sum $end
$var wire 1 G" w1 $end
$var wire 1 H" w2 $end
$var wire 1 I" w3 $end
$upscope $end
$upscope $end
$upscope $end
$scope module fa16_1 $end
$var wire 16 J" a [15:0] $end
$var wire 16 K" b [15:0] $end
$var wire 1 ( c_in $end
$var wire 1 L" w3 $end
$var wire 1 M" w2 $end
$var wire 1 N" w1 $end
$var wire 16 O" sum [15:0] $end
$var wire 1 " c_out $end
$scope module fa4_0 $end
$var wire 4 P" a [3:0] $end
$var wire 4 Q" b [3:0] $end
$var wire 1 ( c_in $end
$var wire 1 R" w3 $end
$var wire 1 S" w2 $end
$var wire 1 T" w1 $end
$var wire 4 U" sum [3:0] $end
$var wire 1 N" c_out $end
$scope module fa_0 $end
$var wire 1 V" a $end
$var wire 1 W" b $end
$var wire 1 ( c_in $end
$var wire 1 T" c_out $end
$var wire 1 X" sum $end
$var wire 1 Y" w1 $end
$var wire 1 Z" w2 $end
$var wire 1 [" w3 $end
$upscope $end
$scope module fa_1 $end
$var wire 1 \" a $end
$var wire 1 ]" b $end
$var wire 1 T" c_in $end
$var wire 1 S" c_out $end
$var wire 1 ^" sum $end
$var wire 1 _" w1 $end
$var wire 1 `" w2 $end
$var wire 1 a" w3 $end
$upscope $end
$scope module fa_2 $end
$var wire 1 b" a $end
$var wire 1 c" b $end
$var wire 1 S" c_in $end
$var wire 1 R" c_out $end
$var wire 1 d" sum $end
$var wire 1 e" w1 $end
$var wire 1 f" w2 $end
$var wire 1 g" w3 $end
$upscope $end
$scope module fa_3 $end
$var wire 1 h" a $end
$var wire 1 i" b $end
$var wire 1 R" c_in $end
$var wire 1 N" c_out $end
$var wire 1 j" sum $end
$var wire 1 k" w1 $end
$var wire 1 l" w2 $end
$var wire 1 m" w3 $end
$upscope $end
$upscope $end
$scope module fa4_1 $end
$var wire 4 n" a [3:0] $end
$var wire 4 o" b [3:0] $end
$var wire 1 N" c_in $end
$var wire 1 p" w3 $end
$var wire 1 q" w2 $end
$var wire 1 r" w1 $end
$var wire 4 s" sum [3:0] $end
$var wire 1 M" c_out $end
$scope module fa_0 $end
$var wire 1 t" a $end
$var wire 1 u" b $end
$var wire 1 N" c_in $end
$var wire 1 r" c_out $end
$var wire 1 v" sum $end
$var wire 1 w" w1 $end
$var wire 1 x" w2 $end
$var wire 1 y" w3 $end
$upscope $end
$scope module fa_1 $end
$var wire 1 z" a $end
$var wire 1 {" b $end
$var wire 1 r" c_in $end
$var wire 1 q" c_out $end
$var wire 1 |" sum $end
$var wire 1 }" w1 $end
$var wire 1 ~" w2 $end
$var wire 1 !# w3 $end
$upscope $end
$scope module fa_2 $end
$var wire 1 "# a $end
$var wire 1 ## b $end
$var wire 1 q" c_in $end
$var wire 1 p" c_out $end
$var wire 1 $# sum $end
$var wire 1 %# w1 $end
$var wire 1 &# w2 $end
$var wire 1 '# w3 $end
$upscope $end
$scope module fa_3 $end
$var wire 1 (# a $end
$var wire 1 )# b $end
$var wire 1 p" c_in $end
$var wire 1 M" c_out $end
$var wire 1 *# sum $end
$var wire 1 +# w1 $end
$var wire 1 ,# w2 $end
$var wire 1 -# w3 $end
$upscope $end
$upscope $end
$scope module fa4_2 $end
$var wire 4 .# a [3:0] $end
$var wire 4 /# b [3:0] $end
$var wire 1 M" c_in $end
$var wire 1 0# w3 $end
$var wire 1 1# w2 $end
$var wire 1 2# w1 $end
$var wire 4 3# sum [3:0] $end
$var wire 1 L" c_out $end
$scope module fa_0 $end
$var wire 1 4# a $end
$var wire 1 5# b $end
$var wire 1 M" c_in $end
$var wire 1 2# c_out $end
$var wire 1 6# sum $end
$var wire 1 7# w1 $end
$var wire 1 8# w2 $end
$var wire 1 9# w3 $end
$upscope $end
$scope module fa_1 $end
$var wire 1 :# a $end
$var wire 1 ;# b $end
$var wire 1 2# c_in $end
$var wire 1 1# c_out $end
$var wire 1 <# sum $end
$var wire 1 =# w1 $end
$var wire 1 ># w2 $end
$var wire 1 ?# w3 $end
$upscope $end
$scope module fa_2 $end
$var wire 1 @# a $end
$var wire 1 A# b $end
$var wire 1 1# c_in $end
$var wire 1 0# c_out $end
$var wire 1 B# sum $end
$var wire 1 C# w1 $end
$var wire 1 D# w2 $end
$var wire 1 E# w3 $end
$upscope $end
$scope module fa_3 $end
$var wire 1 F# a $end
$var wire 1 G# b $end
$var wire 1 0# c_in $end
$var wire 1 L" c_out $end
$var wire 1 H# sum $end
$var wire 1 I# w1 $end
$var wire 1 J# w2 $end
$var wire 1 K# w3 $end
$upscope $end
$upscope $end
$scope module fa4_3 $end
$var wire 4 L# a [3:0] $end
$var wire 4 M# b [3:0] $end
$var wire 1 L" c_in $end
$var wire 1 N# w3 $end
$var wire 1 O# w2 $end
$var wire 1 P# w1 $end
$var wire 4 Q# sum [3:0] $end
$var wire 1 " c_out $end
$scope module fa_0 $end
$var wire 1 R# a $end
$var wire 1 S# b $end
$var wire 1 L" c_in $end
$var wire 1 P# c_out $end
$var wire 1 T# sum $end
$var wire 1 U# w1 $end
$var wire 1 V# w2 $end
$var wire 1 W# w3 $end
$upscope $end
$scope module fa_1 $end
$var wire 1 X# a $end
$var wire 1 Y# b $end
$var wire 1 P# c_in $end
$var wire 1 O# c_out $end
$var wire 1 Z# sum $end
$var wire 1 [# w1 $end
$var wire 1 \# w2 $end
$var wire 1 ]# w3 $end
$upscope $end
$scope module fa_2 $end
$var wire 1 ^# a $end
$var wire 1 _# b $end
$var wire 1 O# c_in $end
$var wire 1 N# c_out $end
$var wire 1 `# sum $end
$var wire 1 a# w1 $end
$var wire 1 b# w2 $end
$var wire 1 c# w3 $end
$upscope $end
$scope module fa_3 $end
$var wire 1 d# a $end
$var wire 1 e# b $end
$var wire 1 N# c_in $end
$var wire 1 " c_out $end
$var wire 1 f# sum $end
$var wire 1 g# w1 $end
$var wire 1 h# w2 $end
$var wire 1 i# w3 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xi#
0h#
xg#
xf#
xe#
0d#
xc#
0b#
xa#
x`#
x_#
0^#
x]#
0\#
x[#
xZ#
xY#
0X#
xW#
0V#
xU#
xT#
xS#
0R#
bx Q#
xP#
xO#
xN#
bx M#
b0 L#
xK#
0J#
xI#
xH#
xG#
0F#
xE#
0D#
xC#
xB#
xA#
0@#
x?#
0>#
x=#
x<#
x;#
0:#
x9#
08#
x7#
x6#
x5#
04#
bx 3#
x2#
x1#
x0#
bx /#
b0 .#
x-#
0,#
x+#
x*#
x)#
0(#
x'#
0&#
x%#
x$#
x##
0"#
x!#
0~"
x}"
x|"
x{"
0z"
xy"
0x"
xw"
xv"
xu"
0t"
bx s"
xr"
xq"
xp"
bx o"
b0 n"
xm"
0l"
xk"
xj"
xi"
0h"
xg"
0f"
xe"
xd"
xc"
0b"
xa"
0`"
x_"
x^"
x]"
0\"
x["
0Z"
xY"
xX"
xW"
0V"
bx U"
xT"
xS"
xR"
bx Q"
b0 P"
bx O"
xN"
xM"
xL"
bx K"
b0 J"
xI"
0H"
xG"
xF"
xE"
0D"
xC"
0B"
xA"
x@"
x?"
0>"
x="
0<"
x;"
x:"
x9"
08"
x7"
06"
x5"
x4"
x3"
02"
bx 1"
x0"
x/"
x."
bx -"
b0 ,"
x+"
0*"
x)"
x("
x'"
0&"
x%"
0$"
x#"
x""
x!"
0~
x}
0|
x{
xz
xy
0x
xw
0v
xu
xt
xs
0r
bx q
xp
xo
xn
bx m
b0 l
xk
0j
xi
xh
xg
0f
xe
0d
xc
xb
xa
0`
x_
0^
x]
x\
x[
0Z
xY
0X
xW
xV
xU
0T
bx S
xR
xQ
xP
bx O
b0 N
xM
0L
xK
xJ
xI
0H
xG
0F
xE
xD
xC
0B
xA
0@
x?
x>
x=
0<
x;
0:
x9
x8
x7
06
bx 5
x4
x3
x2
bx 1
b0 0
bx /
x.
x-
x,
bx +
b0 *
bx )
x(
bx '
b0 &
x%
bx $
b0 #
x"
bx !
$end
#5000
0>
0D
b0x 5
0J
0V
0\
0b
b0 S
0h
0t
0z
0""
b0 q
0("
04"
0:"
0@"
b0x /
b0 1"
0F"
0X"
0^"
0d"
b0 U"
0j"
0v"
0|"
0$#
b0 s"
0*#
06#
0<#
0B#
b0 3#
0H#
0T#
0Z#
0`#
b0x !
b0x )
b0 O"
b0 Q#
0f#
04
03
02
0.
0R
0Q
0P
0-
0p
0o
0n
0,
00"
0/"
0."
0(
0T"
0S"
0R"
0N"
0r"
0q"
0p"
0M"
02#
01#
00#
0L"
0P#
0O#
0N#
0"
0;
0A
0G
0M
0Y
0_
0e
0k
0w
0}
0%"
0+"
07"
0="
0C"
0I"
0["
0a"
0g"
0m"
0y"
0!#
0'#
0-#
09#
0?#
0E#
0K#
0W#
0]#
0c#
0i#
09
0?
0E
0K
0W
0]
0c
0i
0u
0{
0#"
0)"
05"
0;"
0A"
0G"
0Y"
0_"
0e"
0k"
0w"
0}"
0%#
0+#
07#
0=#
0C#
0I#
0U#
0[#
0a#
0g#
07
0=
0C
0I
0U
0[
0a
0g
0s
0y
0!"
0'"
03"
09"
0?"
0E"
0W"
0]"
0c"
0i"
0u"
0{"
0##
0)#
05#
0;#
0A#
0G#
0S#
0Y#
0_#
0e#
b0 1
b0 O
b0 m
b0 -"
b0 Q"
b0 o"
b0 /#
b0 M#
b0 +
b0 K"
b0 $
b0 '
#10000
b0 !
b0 )
b0 /
b0 5
08
0%
#15000
b1 !
b1 )
b1 /
b1 5
18
19
16
b1 0
b1 *
b1 #
b1 &
#35000
b11 !
b11 )
b11 /
b11 5
1>
1?
1=
b10 1
b10 +
b10 $
b10 '
#40000
1D
13
0>
1A
14
b100 !
b100 )
b100 /
b100 5
08
1;
1%
#45000
1"
1i#
1N#
1c#
1O#
1]#
1P#
1W#
1L"
1K#
10#
1E#
11#
1?#
12#
19#
1M"
1-#
1p"
1'#
1q"
1!#
1r"
1y"
1N"
1m"
1R"
1g"
1S"
1a"
1T"
1["
1(
1I"
1."
1C"
1/"
1="
10"
17"
1,
1+"
1n
1%"
1o
1}
1p
1w
1-
1k
1P
1e
1Q
1_
1R
1Y
1.
1M
12
1>
0A
0D
1G
b10 5
0J
0V
0\
0b
b0 S
0h
0t
0z
0""
b0 q
0("
04"
0:"
0@"
b10 /
b0 1"
0F"
0X"
0^"
0d"
b0 U"
0j"
0v"
0|"
0$#
b0 s"
0*#
06#
0<#
0B#
b0 3#
0H#
0T#
0Z#
0`#
b10 !
b10 )
b0 O"
b0 Q#
0f#
0?
1@
1E
1K
1W
1]
1c
1i
1u
1{
1#"
1)"
15"
1;"
1A"
1G"
1Y"
1_"
1e"
1k"
1w"
1}"
1%#
1+#
17#
1=#
1C#
1I#
1U#
1[#
1a#
1g#
1<
1B
1H
1T
1Z
1`
1f
1r
1x
1~
1&"
12"
18"
1>"
1D"
1V"
1\"
1b"
1h"
1t"
1z"
1"#
1(#
14#
1:#
1@#
1F#
1R#
1X#
1^#
1d#
b1111 0
b1111 N
b1111 l
b1111 ,"
b1111 P"
b1111 n"
b1111 .#
b1111 L#
b1111111111111111 *
b1111111111111111 J"
b11111111111111111111111111111111 #
b11111111111111111111111111111111 &
#50000
18
0;
1D
0G
b1111 5
1J
0M
1V
0Y
1\
0_
1b
0e
b1111 S
1h
0k
1t
0w
1z
0}
1""
0%"
b1111 q
1("
0+"
14"
07"
1:"
0="
1@"
0C"
b1111111111111111 /
b1111 1"
1F"
0I"
1X"
0["
1^"
0a"
1d"
0g"
b1111 U"
1j"
0m"
1v"
0y"
1|"
0!#
1$#
0'#
b1111 s"
1*#
0-#
16#
09#
1<#
0?#
1B#
0E#
b1111 3#
1H#
0K#
1T#
0W#
1Z#
0]#
1`#
0c#
b11111111111111111111111111111111 !
b11111111111111111111111111111111 )
b1111111111111111 O"
b1111 Q#
1f#
0i#
09
1:
0E
1F
0K
1L
0W
1X
0]
1^
0c
1d
0i
1j
0u
1v
0{
1|
0#"
1$"
0)"
1*"
05"
16"
0;"
1<"
0A"
1B"
0G"
1H"
0Y"
1Z"
0_"
1`"
0e"
1f"
0k"
1l"
0w"
1x"
0}"
1~"
0%#
1&#
0+#
1,#
07#
18#
0=#
1>#
0C#
1D#
0I#
1J#
0U#
1V#
0[#
1\#
0a#
1b#
0g#
1h#
17
1C
1I
1U
1[
1a
1g
1s
1y
1!"
1'"
13"
19"
1?"
1E"
1W"
1]"
1c"
1i"
1u"
1{"
1##
1)#
15#
1;#
1A#
1G#
1S#
1Y#
1_#
1e#
b1111 1
b1111 O
b1111 m
b1111 -"
b1111 Q"
b1111 o"
b1111 /#
b1111 M#
b1111111111111111 +
b1111111111111111 K"
b11111111111111111111111111111111 $
b11111111111111111111111111111111 '
#55000
