program.v,verilog,xil_defaultlib,../../../../IFetch32.srcs/sources_1/ip/program/sim/program.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
