# aclk {FREQ_HZ 200000000 CLK_DOMAIN design_0_zynq_ultra_ps_e_0_0_pl_clk0 PHASE 0.0}
# Clock Domain: design_0_zynq_ultra_ps_e_0_0_pl_clk0
create_clock -name aclk -period 5.000 [get_ports aclk]
# Generated clocks
