ISim log file
Running: C:\Users\Kirti\Documents\verilog\delayTest\tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Kirti/Documents/verilog/delayTest/tb_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
WARNING: File "C:/Users/Kirti/Documents/verilog/delayTest/tb.v" Line 32.  For instance tb/uut/, width 1 of formal port out1 is not equal to width 4 of actual signal out1.
WARNING: File "C:/Users/Kirti/Documents/verilog/delayTest/tb.v" Line 33.  For instance tb/uut/, width 1 of formal port out2 is not equal to width 4 of actual signal out2.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
