$date
	Wed Sep 15 19:31:36 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_BitCounter $end
$var wire 8 ! t_Count [7:0] $end
$var reg 1 " t_ClearCounter $end
$var reg 1 # t_IncCounter $end
$var reg 1 $ t_clk $end
$var reg 1 % t_reset $end
$scope module uut $end
$var wire 1 " ClearCounter $end
$var wire 1 # IncCounter $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 8 & Count [7:0] $end
$var reg 8 ' nCount [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
1%
0$
0#
0"
bx !
$end
#100
bx !
bx &
b0 '
1$
#200
0$
#300
b0 !
b0 &
1$
#400
0$
#500
1$
#600
0$
#700
1$
#800
0$
#900
1$
#1000
0$
1#
0%
#1100
b1 '
1$
#1200
0$
#1300
b1 !
b1 &
b10 '
1$
#1400
0$
#1500
b10 !
b10 &
b11 '
1$
#1600
0$
#1700
b11 !
b11 &
b100 '
1$
#1800
0$
#1900
b100 !
b100 &
b101 '
1$
#2000
0$
1"
#2100
b101 !
b101 &
b0 '
1$
#2200
0$
#2300
b0 !
b0 &
b0 '
1$
#2400
0$
#2500
b0 '
1$
#2600
0$
#2700
b0 '
1$
#2800
0$
#2900
b0 '
1$
#3000
0$
0"
#3100
b1 '
1$
#3200
0$
#3300
b1 !
b1 &
b10 '
1$
#3400
0$
#3500
b10 !
b10 &
b11 '
1$
#3600
0$
#3700
b11 !
b11 &
b100 '
1$
#3800
0$
#3900
b100 !
b100 &
b101 '
1$
#4000
0$
1%
#4100
b101 !
b101 &
b0 '
1$
#4200
0$
#4300
b0 !
b0 &
1$
#4400
0$
#4500
1$
#4600
0$
#4700
1$
#4800
0$
#4900
1$
#5000
0$
0%
#5100
b1 '
1$
#5200
0$
#5300
b1 !
b1 &
b10 '
1$
#5400
0$
#5500
b10 !
b10 &
b11 '
1$
#5600
0$
#5700
b11 !
b11 &
b100 '
1$
#5800
0$
#5900
b100 !
b100 &
b101 '
1$
#6000
0$
0#
#6100
b101 !
b101 &
1$
#6200
0$
#6300
1$
#6400
0$
#6500
1$
#6600
0$
#6700
1$
#6800
0$
#6900
1$
#7000
0$
1"
#7100
b0 '
1$
#7200
0$
#7300
b0 !
b0 &
1$
#7400
0$
#7500
1$
#7600
0$
#7700
1$
#7800
0$
#7900
1$
#8000
0$
