Running: D:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/YEH/Study/2017-2018/2018 2nd/CPE433 - ADVANCED DIGITAL SYSTEMS DESIGN/HW5/83755 - yahya mubaideen HW5/LookupTable/testLookupTable_isim_beh.exe -prj D:/YEH/Study/2017-2018/2018 2nd/CPE433 - ADVANCED DIGITAL SYSTEMS DESIGN/HW5/83755 - yahya mubaideen HW5/LookupTable/testLookupTable_beh.prj work.testLookupTable work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/YEH/Study/2017-2018/2018 2nd/CPE433 - ADVANCED DIGITAL SYSTEMS DESIGN/HW5/83755 - yahya mubaideen HW5/LookupTable/lookupTable.v" into library work
Analyzing Verilog file "D:/YEH/Study/2017-2018/2018 2nd/CPE433 - ADVANCED DIGITAL SYSTEMS DESIGN/HW5/83755 - yahya mubaideen HW5/LookupTable/testLookupTable.v" into library work
Analyzing Verilog file "D:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module lookupTable
Compiling module testLookupTable
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/YEH/Study/2017-2018/2018 2nd/CPE433 - ADVANCED DIGITAL SYSTEMS DESIGN/HW5/83755 - yahya mubaideen HW5/LookupTable/testLookupTable_isim_beh.exe
Fuse Memory Usage: 27620 KB
Fuse CPU Usage: 514 ms
