// Seed: 3402200474
module module_0 (
    input  tri0  id_0,
    output logic id_1,
    input  tri1  id_2,
    output uwire id_3,
    input  tri0  id_4
);
  parameter id_6 = -1 ==? 1;
  always @(1) id_1 <= 1;
  assign id_1 = id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input wire id_2,
    output wire id_3,
    input tri0 id_4,
    output wire id_5,
    output logic id_6,
    output supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    input wand id_11,
    output uwire id_12,
    output supply0 id_13,
    input tri0 id_14,
    input tri0 id_15
);
  module_0 modCall_1 (
      id_15,
      id_6,
      id_14,
      id_5,
      id_1
  );
  assign modCall_1.id_1 = 0;
  always id_6 = #1 id_0;
  final $signed(29);
  ;
endmodule
