 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:38:54 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay_out1_reg[2]/CLK (DFFX1_HVT)        0.00       0.00 r
  Delay_out1_reg[2]/QN (DFFX1_HVT)         0.16       0.16 r
  U1012/Y (XNOR2X1_RVT)                    0.14       0.31 r
  U850/Y (OR2X1_HVT)                       0.09       0.39 r
  U518/Y (INVX1_HVT)                       0.03       0.43 f
  U1131/Y (OA21X1_RVT)                     0.06       0.49 f
  U1125/Y (AND2X1_RVT)                     0.06       0.54 f
  U1124/Y (OR2X1_RVT)                      0.05       0.59 f
  U799/Y (NAND2X0_RVT)                     0.04       0.63 r
  U795/Y (NAND2X0_RVT)                     0.04       0.67 f
  U1113/Y (AND3X1_LVT)                     0.06       0.73 f
  U763/Y (OA21X1_LVT)                      0.07       0.80 f
  U616/Y (INVX4_LVT)                       0.04       0.84 r
  U1069/Y (AO21X1_LVT)                     0.06       0.90 r
  U476/Y (XNOR2X1_HVT)                     0.14       1.04 r
  U717/Y (NAND2X0_RVT)                     0.04       1.07 f
  U715/Y (NAND2X0_RVT)                     0.04       1.12 r
  Delay3_out1_reg[38]/D (DFFX1_HVT)        0.00       1.12 r
  data arrival time                                   1.12

  clock clk (rise edge)                    1.21       1.21
  clock network delay (ideal)              0.00       1.21
  Delay3_out1_reg[38]/CLK (DFFX1_HVT)      0.00       1.21 r
  library setup time                      -0.09       1.12
  data required time                                  1.12
  -----------------------------------------------------------
  data required time                                  1.12
  data arrival time                                  -1.12
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
