// Seed: 1663478507
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  if (1) wire id_15;
  assign id_14 = id_6;
  wire id_16;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3[1 :-1],
    id_4,
    id_5
);
  output wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_1,
      id_4,
      id_1,
      id_5,
      id_1,
      id_4,
      id_1
  );
  inout wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  inout wire id_1;
endmodule
