
*** Running vivado
    with args -log design_1_vcc_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_vcc_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_vcc_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 340.137 ; gain = 79.113
INFO: [Synth 8-638] synthesizing module 'design_1_vcc_1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_vcc_1/synth/design_1_vcc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_vcc_1' (2#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_vcc_1/synth/design_1_vcc_1.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 380.215 ; gain = 119.191
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 380.215 ; gain = 119.191
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 595.000 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:01:20 . Memory (MB): peak = 595.000 ; gain = 333.977
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:01:20 . Memory (MB): peak = 595.000 ; gain = 333.977
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:01:20 . Memory (MB): peak = 595.000 ; gain = 333.977
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:01:20 . Memory (MB): peak = 595.000 ; gain = 333.977
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:01:20 . Memory (MB): peak = 595.000 ; gain = 333.977
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:36 . Memory (MB): peak = 639.977 ; gain = 378.953
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:36 . Memory (MB): peak = 639.977 ; gain = 378.953
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:01:36 . Memory (MB): peak = 650.121 ; gain = 389.098
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:01:37 . Memory (MB): peak = 650.121 ; gain = 389.098
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:01:37 . Memory (MB): peak = 650.121 ; gain = 389.098
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:01:37 . Memory (MB): peak = 650.121 ; gain = 389.098
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:01:37 . Memory (MB): peak = 650.121 ; gain = 389.098
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:01:37 . Memory (MB): peak = 650.121 ; gain = 389.098
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:01:37 . Memory (MB): peak = 650.121 ; gain = 389.098

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:01:37 . Memory (MB): peak = 650.121 ; gain = 389.098
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:39 . Memory (MB): peak = 667.711 ; gain = 407.309
