TimeQuest Timing Analyzer report for Uart_Pic_Sdram_VGA
Thu May 03 20:36:11 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 14. Slow 1200mV 85C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 15. Slow 1200mV 85C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 18. Slow 1200mV 85C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 19. Slow 1200mV 85C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_24M'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. MTBF Summary
 39. Synchronizer Summary
 40. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
 80. Slow 1200mV 0C Model Fmax Summary
 81. Slow 1200mV 0C Model Setup Summary
 82. Slow 1200mV 0C Model Hold Summary
 83. Slow 1200mV 0C Model Recovery Summary
 84. Slow 1200mV 0C Model Removal Summary
 85. Slow 1200mV 0C Model Minimum Pulse Width Summary
 86. Slow 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 87. Slow 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 88. Slow 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 89. Slow 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 90. Slow 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 91. Slow 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 92. Slow 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
 93. Slow 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 94. Slow 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 95. Slow 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 96. Slow 1200mV 0C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 97. Slow 1200mV 0C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 98. Slow 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
 99. Slow 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
100. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
101. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
103. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_24M'
104. Setup Times
105. Hold Times
106. Clock to Output Times
107. Minimum Clock to Output Times
108. Output Enable Times
109. Minimum Output Enable Times
110. Output Disable Times
111. Minimum Output Disable Times
112. MTBF Summary
113. Synchronizer Summary
114. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
154. Fast 1200mV 0C Model Setup Summary
155. Fast 1200mV 0C Model Hold Summary
156. Fast 1200mV 0C Model Recovery Summary
157. Fast 1200mV 0C Model Removal Summary
158. Fast 1200mV 0C Model Minimum Pulse Width Summary
159. Fast 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
160. Fast 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
161. Fast 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
162. Fast 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
163. Fast 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
164. Fast 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
165. Fast 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
166. Fast 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
167. Fast 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
168. Fast 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
169. Fast 1200mV 0C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
170. Fast 1200mV 0C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
171. Fast 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'
172. Fast 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'
173. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'
174. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'
175. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'
176. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_24M'
177. Setup Times
178. Hold Times
179. Clock to Output Times
180. Minimum Clock to Output Times
181. Output Enable Times
182. Minimum Output Enable Times
183. Output Disable Times
184. Minimum Output Disable Times
185. MTBF Summary
186. Synchronizer Summary
187. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
191. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
192. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
193. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
194. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
195. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
196. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
197. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
198. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
199. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
200. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
201. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
202. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
203. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
204. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
205. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
206. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
207. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
208. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
209. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
210. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
211. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
212. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
213. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
214. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
215. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
216. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
217. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
218. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
219. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
220. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
221. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
222. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
223. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
224. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
225. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
226. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
227. Multicorner Timing Analysis Summary
228. Setup Times
229. Hold Times
230. Clock to Output Times
231. Minimum Clock to Output Times
232. Board Trace Model Assignments
233. Input Transition Times
234. Signal Integrity Metrics (Slow 1200mv 0c Model)
235. Signal Integrity Metrics (Slow 1200mv 85c Model)
236. Signal Integrity Metrics (Fast 1200mv 0c Model)
237. Setup Transfers
238. Hold Transfers
239. Recovery Transfers
240. Removal Transfers
241. Report TCCS
242. Report RSKM
243. Unconstrained Paths
244. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; Uart_Pic_Sdram_VGA                                  ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10E22C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+------------------------------------------------------------------------+
; Clock Name                                                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                                ;
+--------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+------------------------------------------------------------------------+
; clk_24M                                                            ; Base      ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { clk_24M }                                                            ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Generated ; 9.999  ; 100.01 MHz ; 0.000 ; 4.999  ; 50.00      ; 6         ; 25          ;       ;        ;           ;            ; false    ; clk_24M ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] }           ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; Generated ; 19.999 ; 50.0 MHz   ; 0.000 ; 9.999  ; 50.00      ; 12        ; 25          ;       ;        ;           ;            ; false    ; clk_24M ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] }           ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; Generated ; 39.999 ; 25.0 MHz   ; 0.000 ; 19.999 ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; clk_24M ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] }           ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] }   ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] } ;
+--------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                           ;
+-------------+-----------------+--------------------------------------------------------------------+-------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                         ; Note                    ;
+-------------+-----------------+--------------------------------------------------------------------+-------------------------+
; 119.88 MHz  ; 119.88 MHz      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;                         ;
; 142.53 MHz  ; 142.53 MHz      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;                         ;
; 153.47 MHz  ; 153.47 MHz      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;                         ;
; 793.65 MHz  ; 495.54 MHz      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; limit due to hold check ;
; 7042.25 MHz ; 354.36 MHz      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; limit due to hold check ;
+-------------+-----------------+--------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                         ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -5.696 ; -334.386      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -3.097 ; -11.111       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -1.189 ; -5.282        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 13.483 ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 31.657 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -2.468 ; -8.774        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -1.303 ; -5.200        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -0.194 ; -0.194        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 0.346  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 0.436  ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                           ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.593 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.937 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                           ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0.358  ; 0.000         ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.366  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4.697  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 9.700  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 19.693 ; 0.000         ;
; clk_24M                                                            ; 20.767 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                               ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -5.696 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.252     ; 1.396      ;
; -5.535 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.229     ; 1.258      ;
; -5.534 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.229     ; 1.257      ;
; -5.533 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.229     ; 1.256      ;
; -5.531 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.229     ; 1.254      ;
; -5.528 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.229     ; 1.251      ;
; -5.500 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.241     ; 1.211      ;
; -5.393 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.239     ; 1.106      ;
; -5.392 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.239     ; 1.105      ;
; -5.361 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.252     ; 1.061      ;
; -5.359 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.252     ; 1.059      ;
; -5.357 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.252     ; 1.057      ;
; -5.323 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.555     ; 1.720      ;
; -5.281 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.229     ; 1.004      ;
; -5.281 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.229     ; 1.004      ;
; -5.281 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.229     ; 1.004      ;
; -5.257 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.556     ; 1.653      ;
; -5.230 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.542     ; 1.640      ;
; -5.195 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.751     ; 1.396      ;
; -5.036 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.775     ; 1.213      ;
; -5.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.764     ; 1.215      ;
; -5.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.764     ; 1.213      ;
; -5.025 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.764     ; 1.213      ;
; -5.022 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.715     ; 1.259      ;
; -5.018 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.715     ; 1.255      ;
; -5.016 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.715     ; 1.253      ;
; -5.014 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.715     ; 1.251      ;
; -4.983 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.751     ; 1.184      ;
; -4.977 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.729     ; 1.200      ;
; -4.976 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.729     ; 1.199      ;
; -4.971 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.729     ; 1.194      ;
; -4.970 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.729     ; 1.193      ;
; -4.969 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.729     ; 1.192      ;
; -4.969 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.729     ; 1.192      ;
; -4.883 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.725     ; 1.110      ;
; -4.882 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.725     ; 1.109      ;
; -4.880 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.728     ; 1.104      ;
; -4.880 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.725     ; 1.107      ;
; -4.877 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.725     ; 1.104      ;
; -4.844 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.543     ; 1.253      ;
; -4.817 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.229     ; 0.540      ;
; -4.796 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.774     ; 0.974      ;
; -4.796 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.774     ; 0.974      ;
; -4.779 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.750     ; 0.981      ;
; -4.749 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.543     ; 1.158      ;
; -4.749 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.543     ; 1.158      ;
; -4.749 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.543     ; 1.158      ;
; -4.749 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.543     ; 1.158      ;
; -4.749 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.543     ; 1.158      ;
; -4.680 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.237     ; 1.395      ;
; -4.669 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.543     ; 1.078      ;
; -4.668 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[8]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.543     ; 1.077      ;
; -4.663 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[11]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.543     ; 1.072      ;
; -4.660 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.728     ; 0.884      ;
; -4.595 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.543     ; 1.004      ;
; -4.595 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.543     ; 1.004      ;
; -4.595 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.543     ; 1.004      ;
; -4.554 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.728     ; 0.778      ;
; -4.535 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.030     ; 1.457      ;
; -4.530 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.030     ; 1.452      ;
; -4.496 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.030     ; 1.418      ;
; -4.495 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.030     ; 1.417      ;
; -4.479 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.238     ; 1.193      ;
; -4.463 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.237     ; 1.178      ;
; -4.463 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.237     ; 1.178      ;
; -4.406 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.243     ; 0.115      ;
; -4.405 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.242     ; 0.115      ;
; -4.399 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.238     ; 1.113      ;
; -4.397 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.238     ; 1.111      ;
; -4.397 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.238     ; 1.111      ;
; -4.396 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.238     ; 1.110      ;
; -4.392 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.229     ; 0.115      ;
; -4.336 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.751     ; 0.537      ;
; -4.326 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.029     ; 1.249      ;
; -4.326 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.029     ; 1.249      ;
; -4.312 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.715     ; 0.549      ;
; -4.209 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -4.046     ; 0.115      ;
; -4.152 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.030     ; 1.074      ;
; -4.151 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.030     ; 1.073      ;
; -4.124 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.237     ; 0.839      ;
; -4.097 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.236     ; 0.813      ;
; -4.096 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.236     ; 0.812      ;
; -4.093 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.236     ; 0.809      ;
; -4.007 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.029     ; 0.930      ;
; -3.915 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.237     ; 0.630      ;
; -3.913 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.237     ; 0.628      ;
; -3.913 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.750     ; 0.115      ;
; -3.911 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.237     ; 0.626      ;
; -3.910 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.237     ; 0.625      ;
; -3.706 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.543     ; 0.115      ;
; -3.706 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.543     ; 0.115      ;
; -3.629 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.030     ; 0.551      ;
; -1.985 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.047     ; 2.151      ;
; -1.978 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.047     ; 2.144      ;
; -1.892 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.034     ; 2.071      ;
; -1.866 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.035     ; 2.044      ;
; -1.848 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.034     ; 2.027      ;
; -1.839 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.035     ; 2.017      ;
; -1.809 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.035     ; 1.987      ;
; -1.720 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.035     ; 1.898      ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -3.097 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.975      ; 3.744      ;
; -3.017 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.974      ; 3.663      ;
; -3.015 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.975      ; 3.662      ;
; -2.943 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.973      ; 3.588      ;
; -2.828 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.988      ; 3.488      ;
; -2.755 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.973      ; 3.400      ;
; -2.734 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.973      ; 3.379      ;
; -2.729 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.973      ; 3.374      ;
; -2.710 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.973      ; 3.355      ;
; -2.521 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.438      ; 2.631      ;
; -2.476 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.973      ; 3.121      ;
; -2.259 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.973      ; 2.904      ;
; -2.236 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.977      ; 4.120      ;
; -2.192 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.177      ; 4.148      ;
; -2.107 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.438      ; 2.217      ;
; -2.071 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.194      ; 4.068      ;
; -2.058 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.176      ; 4.037      ;
; -1.998 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.977      ; 3.882      ;
; -1.957 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.177      ; 3.913      ;
; -1.954 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.177      ; 3.910      ;
; -1.936 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.189      ; 3.928      ;
; -1.918 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.977      ; 3.802      ;
; -1.884 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.177      ; 3.840      ;
; -1.883 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.195      ; 3.857      ;
; -1.878 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.177      ; 3.834      ;
; -1.865 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.977      ; 3.749      ;
; -1.863 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.177      ; 3.819      ;
; -1.849 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.977      ; 3.733      ;
; -1.821 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.177      ; 3.777      ;
; -1.820 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.975      ; 3.702      ;
; -1.820 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.176      ; 3.799      ;
; -1.801 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.976      ; 3.684      ;
; -1.769 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.176      ; 3.748      ;
; -1.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.190      ; 3.723      ;
; -1.740 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.176      ; 3.719      ;
; -1.738 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.977      ; 3.622      ;
; -1.716 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.174      ; 3.693      ;
; -1.713 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.175      ; 3.667      ;
; -1.711 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.990      ; 3.608      ;
; -1.702 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.977      ; 3.586      ;
; -1.687 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.176      ; 3.666      ;
; -1.675 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.977      ; 3.559      ;
; -1.658 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.174      ; 3.635      ;
; -1.637 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.975      ; 3.519      ;
; -1.588 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.174      ; 3.565      ;
; -1.560 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.176      ; 3.539      ;
; -1.515 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.189      ; 3.411      ;
; -1.492 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.175      ; 3.374      ;
; -1.442 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.174      ; 3.323      ;
; -1.437 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.174      ; 3.318      ;
; -1.421 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.174      ; 3.302      ;
; -1.397 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.174      ; 3.278      ;
; -1.386 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.174      ; 3.267      ;
; -1.364 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.176      ; 3.247      ;
; -1.327 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.176      ; 3.210      ;
; -1.318 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.176      ; 3.201      ;
; -1.309 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.175      ; 3.191      ;
; -1.208 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.639      ; 2.554      ;
; -1.163 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.174      ; 3.044      ;
; -0.946 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 3.174      ; 2.827      ;
; -0.794 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.639      ; 2.140      ;
; -0.130 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.569      ; 3.318      ;
; -0.068 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.369      ; 3.184      ;
; 0.110  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.568      ; 3.101      ;
; 0.275  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.569      ; 3.413      ;
; 0.641  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.369      ; 2.975      ;
; 0.781  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.568      ; 2.930      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.189 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.647      ; 3.615      ;
; -1.185 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.655      ; 3.619      ;
; -1.180 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.625      ; 3.594      ;
; -1.069 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.657      ; 3.505      ;
; -1.068 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.459      ; 3.478      ;
; -1.068 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.648      ; 3.495      ;
; -1.022 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.460      ; 3.433      ;
; -1.012 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.647      ; 3.438      ;
; -1.000 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.633      ; 3.422      ;
; -0.998 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.647      ; 3.424      ;
; -0.996 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.459      ; 3.406      ;
; -0.989 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.446      ; 3.386      ;
; -0.964 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.647      ; 3.390      ;
; -0.957 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.646      ; 3.364      ;
; -0.940 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.631      ; 3.332      ;
; -0.929 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.647      ; 3.355      ;
; -0.924 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.633      ; 3.346      ;
; -0.915 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.634      ; 3.338      ;
; -0.912 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.646      ; 3.319      ;
; -0.888 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.645      ; 3.099      ;
; -0.884 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.461      ; 3.296      ;
; -0.882 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.633      ; 3.304      ;
; -0.878 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.653      ; 3.097      ;
; -0.873 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.625      ; 3.287      ;
; -0.873 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.635      ; 3.297      ;
; -0.871 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.644      ; 3.276      ;
; -0.858 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.459      ; 3.268      ;
; -0.858 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.636      ; 3.255      ;
; -0.855 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.451      ; 3.257      ;
; -0.847 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.451      ; 3.249      ;
; -0.847 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.461      ; 3.259      ;
; -0.836 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.635      ; 3.260      ;
; -0.815 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.636      ; 3.212      ;
; -0.815 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.645      ; 3.026      ;
; -0.811 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.644      ; 3.216      ;
; -0.801 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.645      ; 3.012      ;
; -0.793 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.647      ; 3.219      ;
; -0.785 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.633      ; 3.179      ;
; -0.779 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.646      ; 3.186      ;
; -0.762 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.655      ; 2.983      ;
; -0.761 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.646      ; 2.973      ;
; -0.712 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.647      ; 3.138      ;
; -0.694 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.645      ; 2.905      ;
; -0.668 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.645      ; 2.879      ;
; -0.628 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.642      ; 2.836      ;
; -0.624 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.645      ; 2.835      ;
; -0.584 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.655      ; 2.805      ;
; -0.444 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.645      ; 2.655      ;
; -0.441 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.647      ; 2.867      ;
; -0.146 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.112      ; 2.037      ;
; -0.134 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.645      ; 2.345      ;
; -0.026 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.647      ; 2.452      ;
; 0.123  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.110      ; 1.553      ;
; 0.262  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.645      ; 1.949      ;
; 0.429  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 4.025      ; 3.197      ;
; 0.450  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 4.014      ; 3.193      ;
; 0.476  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 3.840      ; 3.155      ;
; 0.957  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 4.014      ; 3.186      ;
; 1.002  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 3.840      ; 3.129      ;
; 1.092  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 4.025      ; 3.034      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 13.483 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 6.411      ;
; 13.483 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 6.411      ;
; 13.820 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 6.097      ;
; 13.905 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.989      ;
; 13.906 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.988      ;
; 14.074 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.820      ;
; 14.074 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.820      ;
; 14.213 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.681      ;
; 14.213 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.681      ;
; 14.213 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.681      ;
; 14.213 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.681      ;
; 14.213 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.681      ;
; 14.224 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.693      ;
; 14.224 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.693      ;
; 14.224 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.693      ;
; 14.224 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.693      ;
; 14.224 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.693      ;
; 14.237 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 5.656      ;
; 14.237 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 5.656      ;
; 14.262 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.632      ;
; 14.262 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.632      ;
; 14.323 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.594      ;
; 14.325 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.081     ; 5.594      ;
; 14.325 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.081     ; 5.594      ;
; 14.411 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.506      ;
; 14.442 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.081     ; 5.477      ;
; 14.442 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.081     ; 5.477      ;
; 14.478 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.081     ; 5.441      ;
; 14.478 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.081     ; 5.441      ;
; 14.496 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.398      ;
; 14.497 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.397      ;
; 14.574 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.084     ; 5.342      ;
; 14.599 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.318      ;
; 14.659 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 5.234      ;
; 14.660 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 5.233      ;
; 14.662 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.058     ; 5.280      ;
; 14.684 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.210      ;
; 14.685 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.209      ;
; 14.707 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.612     ; 4.681      ;
; 14.707 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.612     ; 4.681      ;
; 14.725 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.192      ;
; 14.743 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 5.184      ;
; 14.747 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.081     ; 5.172      ;
; 14.748 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.081     ; 5.171      ;
; 14.775 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.074     ; 5.151      ;
; 14.779 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.058     ; 5.163      ;
; 14.804 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.090      ;
; 14.804 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.090      ;
; 14.804 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.090      ;
; 14.804 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.090      ;
; 14.804 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 5.090      ;
; 14.815 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.102      ;
; 14.815 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.102      ;
; 14.815 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.102      ;
; 14.815 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.102      ;
; 14.815 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.102      ;
; 14.815 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.058     ; 5.127      ;
; 14.839 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; 0.320      ; 5.528      ;
; 14.839 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; 0.320      ; 5.528      ;
; 14.841 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; 0.327      ; 5.533      ;
; 14.864 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.081     ; 5.055      ;
; 14.865 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.081     ; 5.054      ;
; 14.890 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.055     ; 5.055      ;
; 14.890 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.055     ; 5.055      ;
; 14.890 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.055     ; 5.055      ;
; 14.895 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.612     ; 4.493      ;
; 14.895 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.612     ; 4.493      ;
; 14.900 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.081     ; 5.019      ;
; 14.901 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.081     ; 5.018      ;
; 14.914 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 5.003      ;
; 14.930 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 4.955      ;
; 14.930 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 4.955      ;
; 14.951 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 4.934      ;
; 14.951 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.115     ; 4.934      ;
; 14.955 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.056     ; 4.989      ;
; 14.955 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.056     ; 4.989      ;
; 14.955 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.056     ; 4.989      ;
; 14.967 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 4.926      ;
; 14.967 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 4.926      ;
; 14.967 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 4.926      ;
; 14.967 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 4.926      ;
; 14.967 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.107     ; 4.926      ;
; 14.978 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.084     ; 4.938      ;
; 14.978 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.084     ; 4.938      ;
; 14.978 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.084     ; 4.938      ;
; 14.978 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.084     ; 4.938      ;
; 14.978 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.084     ; 4.938      ;
; 14.981 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.055     ; 4.964      ;
; 14.981 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.055     ; 4.964      ;
; 14.981 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.055     ; 4.964      ;
; 14.992 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 4.902      ;
; 14.992 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 4.902      ;
; 14.992 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 4.902      ;
; 14.992 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 4.902      ;
; 14.992 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.106     ; 4.902      ;
; 15.003 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 4.914      ;
; 15.003 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 4.914      ;
; 15.003 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 4.914      ;
; 15.003 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 4.914      ;
; 15.003 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.083     ; 4.914      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 31.657 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.363      ; 8.706      ;
; 31.659 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.363      ; 8.704      ;
; 31.714 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 8.209      ;
; 31.714 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 8.209      ;
; 31.714 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 8.209      ;
; 31.714 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 8.209      ;
; 31.714 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 8.209      ;
; 31.714 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 8.209      ;
; 31.714 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 8.209      ;
; 31.714 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 8.209      ;
; 31.978 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.242      ; 8.179      ;
; 31.978 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.242      ; 8.179      ;
; 31.978 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.242      ; 8.179      ;
; 31.978 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.242      ; 8.179      ;
; 31.978 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.242      ; 8.179      ;
; 31.978 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.242      ; 8.179      ;
; 31.978 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.242      ; 8.179      ;
; 31.978 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.242      ; 8.179      ;
; 32.056 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.363      ; 8.307      ;
; 32.058 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.363      ; 8.305      ;
; 32.082 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.363      ; 8.281      ;
; 32.084 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.363      ; 8.279      ;
; 32.098 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.363      ; 8.265      ;
; 32.113 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.810      ;
; 32.113 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.810      ;
; 32.113 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.810      ;
; 32.113 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.810      ;
; 32.113 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.810      ;
; 32.113 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.810      ;
; 32.113 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.810      ;
; 32.113 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.077     ; 7.810      ;
; 32.139 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.071     ; 7.790      ;
; 32.139 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.071     ; 7.790      ;
; 32.139 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.071     ; 7.790      ;
; 32.139 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.071     ; 7.790      ;
; 32.139 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.071     ; 7.790      ;
; 32.316 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.071     ; 7.613      ;
; 32.316 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.071     ; 7.613      ;
; 32.356 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.366      ; 8.010      ;
; 32.358 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.366      ; 8.008      ;
; 32.377 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.242      ; 7.780      ;
; 32.377 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.242      ; 7.780      ;
; 32.377 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.242      ; 7.780      ;
; 32.377 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.242      ; 7.780      ;
; 32.377 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.242      ; 7.780      ;
; 32.377 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.242      ; 7.780      ;
; 32.377 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.242      ; 7.780      ;
; 32.377 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.242      ; 7.780      ;
; 32.413 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.513      ;
; 32.413 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.513      ;
; 32.413 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.513      ;
; 32.413 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.513      ;
; 32.413 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.513      ;
; 32.413 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.513      ;
; 32.413 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.513      ;
; 32.413 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.513      ;
; 32.481 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.363      ; 7.882      ;
; 32.482 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.366      ; 7.884      ;
; 32.483 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.363      ; 7.880      ;
; 32.484 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.366      ; 7.882      ;
; 32.490 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.249      ; 7.806      ;
; 32.497 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.363      ; 7.866      ;
; 32.511 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.363      ; 7.852      ;
; 32.513 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.363      ; 7.850      ;
; 32.538 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.071     ; 7.391      ;
; 32.538 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.071     ; 7.391      ;
; 32.538 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.071     ; 7.391      ;
; 32.538 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.071     ; 7.391      ;
; 32.538 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.071     ; 7.391      ;
; 32.539 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.387      ;
; 32.539 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.387      ;
; 32.539 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.387      ;
; 32.539 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.387      ;
; 32.539 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.387      ;
; 32.539 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.387      ;
; 32.539 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.387      ;
; 32.539 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.387      ;
; 32.665 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.366      ; 7.701      ;
; 32.667 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.366      ; 7.699      ;
; 32.674 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.363      ; 7.689      ;
; 32.677 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.245      ; 7.483      ;
; 32.677 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.245      ; 7.483      ;
; 32.677 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.245      ; 7.483      ;
; 32.677 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.245      ; 7.483      ;
; 32.677 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.245      ; 7.483      ;
; 32.677 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.245      ; 7.483      ;
; 32.677 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.245      ; 7.483      ;
; 32.677 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.245      ; 7.483      ;
; 32.694 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.366      ; 7.672      ;
; 32.696 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.366      ; 7.670      ;
; 32.715 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.071     ; 7.214      ;
; 32.715 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.071     ; 7.214      ;
; 32.722 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.204      ;
; 32.722 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.204      ;
; 32.722 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.204      ;
; 32.722 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.204      ;
; 32.722 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.204      ;
; 32.722 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.204      ;
; 32.722 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.204      ;
; 32.722 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.074     ; 7.204      ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.468 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.242      ; 1.844      ;
; -2.353 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.728      ; 1.445      ;
; -2.090 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.243      ; 2.223      ;
; -2.073 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.242      ; 2.239      ;
; -1.956 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.729      ; 1.843      ;
; -1.830 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.242      ; 2.482      ;
; -1.780 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.251      ; 2.541      ;
; -1.731 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.239      ; 2.578      ;
; -1.730 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.242      ; 2.582      ;
; -1.711 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.243      ; 2.602      ;
; -1.602 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.242      ; 2.710      ;
; -1.562 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.242      ; 2.750      ;
; -1.560 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.242      ; 2.752      ;
; -1.548 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.242      ; 2.764      ;
; -1.539 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.242      ; 2.773      ;
; -1.533 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.194      ; 2.922      ;
; -1.499 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.229      ; 2.800      ;
; -1.472 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.251      ; 2.849      ;
; -1.470 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.239      ; 2.839      ;
; -1.457 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.241      ; 2.854      ;
; -1.450 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.249      ; 2.869      ;
; -1.442 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.243      ; 2.871      ;
; -1.414 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.232      ; 2.888      ;
; -1.406 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.183      ; 3.038      ;
; -1.403 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.243      ; 2.910      ;
; -1.358 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.232      ; 2.944      ;
; -1.354 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.227      ; 2.943      ;
; -1.345 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.241      ; 2.966      ;
; -1.333 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.242      ; 2.979      ;
; -1.277 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.001      ; 2.985      ;
; -1.248 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.228      ; 3.050      ;
; -1.207 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.230      ; 3.093      ;
; -1.205 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.243      ; 3.108      ;
; -1.200 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.241      ; 3.111      ;
; -1.198 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.228      ; 3.100      ;
; -1.187 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.230      ; 3.113      ;
; -1.183 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.239      ; 3.126      ;
; -1.177 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.243      ; 3.136      ;
; -1.177 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.221      ; 3.114      ;
; -1.165 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.228      ; 3.133      ;
; -1.151 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.243      ; 3.162      ;
; -1.147 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.229      ; 3.152      ;
; -1.125 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.048      ; 2.993      ;
; -1.110 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.252      ; 3.212      ;
; -1.088 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.250      ; 3.232      ;
; -1.087 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.221      ; 3.204      ;
; -1.083 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.243      ; 3.230      ;
; -1.081 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.243      ; 3.232      ;
; -1.078 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.048      ; 3.040      ;
; -1.048 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.039      ; 3.061      ;
; -1.041 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.039      ; 3.068      ;
; -0.998 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.046      ; 3.118      ;
; -0.964 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.243      ; 3.349      ;
; -0.920 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.034      ; 3.184      ;
; -0.917 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.046      ; 3.199      ;
; -0.912 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.046      ; 3.204      ;
; -0.911 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 4.183      ; 3.053      ;
; -0.895 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 4.194      ; 3.080      ;
; -0.874 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 4.047      ; 3.243      ;
; -0.763 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 4.001      ; 3.019      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.303 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.236      ; 2.003      ;
; -1.178 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.750      ; 2.642      ;
; -1.156 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.717      ; 2.822      ;
; -1.082 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.027      ; 2.015      ;
; -0.957 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.541      ; 2.654      ;
; -0.940 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.750      ; 2.880      ;
; -0.925 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.236      ; 2.381      ;
; -0.902 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.509      ; 2.868      ;
; -0.888 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.750      ; 2.932      ;
; -0.874 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.751      ; 2.947      ;
; -0.825 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.752      ; 2.997      ;
; -0.808 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.751      ; 3.013      ;
; -0.797 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.752      ; 3.025      ;
; -0.774 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.751      ; 3.047      ;
; -0.757 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.718      ; 3.222      ;
; -0.723 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.750      ; 3.097      ;
; -0.719 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.541      ; 2.892      ;
; -0.704 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.027      ; 2.393      ;
; -0.689 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.764      ; 3.145      ;
; -0.678 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.750      ; 3.142      ;
; -0.665 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.750      ; 3.155      ;
; -0.664 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.750      ; 3.156      ;
; -0.610 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.752      ; 3.212      ;
; -0.514 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.750      ; 3.306      ;
; -0.510 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.752      ; 3.312      ;
; -0.509 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.717      ; 2.989      ;
; -0.506 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.753      ; 3.317      ;
; -0.502 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.541      ; 3.109      ;
; -0.498 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.753      ; 3.325      ;
; -0.496 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.765      ; 3.339      ;
; -0.489 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.752      ; 3.333      ;
; -0.475 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.543      ; 3.138      ;
; -0.468 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.555      ; 3.157      ;
; -0.466 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.542      ; 3.146      ;
; -0.457 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.541      ; 3.154      ;
; -0.443 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.541      ; 3.168      ;
; -0.436 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.753      ; 3.387      ;
; -0.426 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.541      ; 3.185      ;
; -0.423 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.752      ; 3.399      ;
; -0.409 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.541      ; 3.202      ;
; -0.406 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.750      ; 3.414      ;
; -0.383 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.753      ; 3.440      ;
; -0.378 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.751      ; 3.443      ;
; -0.374 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.750      ; 3.446      ;
; -0.373 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.718      ; 3.126      ;
; -0.370 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.752      ; 3.452      ;
; -0.356 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.544      ; 3.258      ;
; -0.353 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.542      ; 3.259      ;
; -0.334 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.542      ; 3.278      ;
; -0.328 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.764      ; 3.506      ;
; -0.322 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.544      ; 3.292      ;
; -0.291 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.556      ; 3.335      ;
; -0.283 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.753      ; 3.540      ;
; -0.276 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.543      ; 3.337      ;
; -0.272 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.544      ; 3.342      ;
; -0.266 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.771      ; 3.575      ;
; -0.256 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.544      ; 3.358      ;
; -0.237 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.770      ; 3.603      ;
; -0.237 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.543      ; 3.376      ;
; -0.227 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.543      ; 3.386      ;
; -0.224 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.509      ; 3.066      ;
; -0.169 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.544      ; 3.445      ;
; -0.152 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.752      ; 3.670      ;
; -0.143 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.753      ; 3.680      ;
; -0.116 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.544      ; 3.498      ;
; 0.063  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.753      ; 3.886      ;
; 0.102  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.544      ; 3.716      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.194 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.758      ;
; -0.167 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.785      ;
; 0.007  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.959      ;
; 0.010  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.962      ;
; 0.081  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.033      ;
; 0.082  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.034      ;
; 0.124  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.076      ;
; 0.133  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.098      ;
; 0.196  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 1.148      ;
; 0.197  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.162      ;
; 0.340  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[5]                                                                                                                   ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]                                                                                                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.629      ; 1.181      ;
; 0.430  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.746      ;
; 0.430  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.746      ;
; 0.430  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.746      ;
; 0.430  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.746      ;
; 0.443  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.758      ;
; 0.443  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.758      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                           ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.346 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[1]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.080      ;
; 0.355 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[4]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.089      ;
; 0.451 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.489 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.783      ;
; 0.490 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.785      ;
; 0.492 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.786      ;
; 0.492 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.786      ;
; 0.492 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.785      ;
; 0.493 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.787      ;
; 0.493 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.786      ;
; 0.493 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.786      ;
; 0.494 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.788      ;
; 0.498 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.791      ;
; 0.499 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s0_rs232_rx                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s1_rs232_rx                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.793      ;
; 0.501 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[3]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.796      ;
; 0.509 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.802      ;
; 0.523 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.816      ;
; 0.532 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.507      ; 1.293      ;
; 0.543 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.838      ;
; 0.634 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.927      ;
; 0.643 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[3]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.377      ;
; 0.648 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp0_rs232_rx                                                                                                                                                               ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp1_rs232_rx                                                                                                                                                               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.942      ;
; 0.650 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.944      ;
; 0.653 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[0]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.387      ;
; 0.656 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[6]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.390      ;
; 0.657 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.952      ;
; 0.658 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.396      ;
; 0.659 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.954      ;
; 0.663 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.958      ;
; 0.665 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.960      ;
; 0.665 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.960      ;
; 0.667 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[5]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.401      ;
; 0.668 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.961      ;
; 0.671 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.409      ;
; 0.675 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[2]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.409      ;
; 0.681 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.975      ;
; 0.686 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.980      ;
; 0.688 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[5]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.982      ;
; 0.707 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.000      ;
; 0.710 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[4]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.004      ;
; 0.723 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.018      ;
; 0.732 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.027      ;
; 0.733 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.028      ;
; 0.733 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.028      ;
; 0.736 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.031      ;
; 0.737 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.032      ;
; 0.738 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 1.529      ;
; 0.738 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.033      ;
; 0.739 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.034      ;
; 0.741 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.037      ;
; 0.741 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.036      ;
; 0.746 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.041      ;
; 0.746 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.041      ;
; 0.748 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.042      ;
; 0.750 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.043      ;
; 0.760 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[7]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[7]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.436 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 0.746      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.483 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.795      ;
; 0.484 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.796      ;
; 0.501 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.511 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.803      ;
; 0.626 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.918      ;
; 0.666 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.958      ;
; 0.667 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.959      ;
; 0.681 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.993      ;
; 0.695 ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.987      ;
; 0.699 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 1.355      ;
; 0.701 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.994      ;
; 0.705 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.449      ;
; 0.707 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.451      ;
; 0.741 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.033      ;
; 0.745 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.038      ;
; 0.748 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.040      ;
; 0.762 ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.076      ;
; 0.767 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.077      ;
; 0.773 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.065      ;
; 0.780 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.429      ;
; 0.781 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.091      ;
; 0.783 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.093      ;
; 0.784 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.094      ;
; 0.785 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.095      ;
; 0.788 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.081      ;
; 0.936 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.229      ;
; 0.942 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.353     ; 0.801      ;
; 0.951 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.244      ;
; 0.963 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.255      ;
; 0.996 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.039     ; 1.211      ;
; 0.996 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.740      ;
; 0.997 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.353     ; 0.856      ;
; 1.003 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.313      ;
; 1.010 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.039     ; 1.225      ;
; 1.049 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.335      ;
; 1.067 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.353     ; 0.926      ;
; 1.084 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.828      ;
; 1.091 ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.383      ;
; 1.100 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.393      ;
; 1.103 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.847      ;
; 1.105 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.532      ; 1.849      ;
; 1.107 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.400      ;
; 1.109 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.401      ;
; 1.113 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.039     ; 1.328      ;
; 1.114 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.039     ; 1.329      ;
; 1.116 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.118 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.410      ;
; 1.120 ; VGA_Drive:VGA_Drive_inst|hcnt[9]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.413      ;
; 1.126 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.419      ;
; 1.134 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.426      ;
; 1.135 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.429      ;
; 1.143 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.353     ; 1.002      ;
; 1.152 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.393     ; 0.971      ;
; 1.164 ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.457      ;
; 1.166 ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.459      ;
; 1.180 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.353     ; 1.039      ;
; 1.181 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.491      ;
; 1.183 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.474      ;
; 1.183 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.493      ;
; 1.184 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.475      ;
; 1.187 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.478      ;
; 1.190 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.500      ;
; 1.199 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.509      ;
; 1.205 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.515      ;
; 1.207 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 1.517      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.593 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.208     ; 3.202      ;
; 6.593 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.208     ; 3.202      ;
; 6.593 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.208     ; 3.202      ;
; 6.593 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.208     ; 3.202      ;
; 6.593 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.208     ; 3.202      ;
; 6.593 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.208     ; 3.202      ;
; 6.593 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.208     ; 3.202      ;
; 6.593 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.208     ; 3.202      ;
; 6.617 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.209     ; 3.177      ;
; 6.617 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.209     ; 3.177      ;
; 6.617 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.209     ; 3.177      ;
; 6.617 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.209     ; 3.177      ;
; 7.244 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.212     ; 2.547      ;
; 7.244 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.212     ; 2.547      ;
; 7.244 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.212     ; 2.547      ;
; 7.244 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.212     ; 2.547      ;
; 7.244 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.212     ; 2.547      ;
; 7.244 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.212     ; 2.547      ;
; 7.244 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.212     ; 2.547      ;
; 7.244 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.212     ; 2.547      ;
; 7.244 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.212     ; 2.547      ;
; 7.244 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.212     ; 2.547      ;
; 7.244 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.212     ; 2.547      ;
; 7.244 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.212     ; 2.547      ;
; 7.247 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.213     ; 2.543      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.937 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.149      ; 2.321      ;
; 1.940 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.150      ; 2.325      ;
; 1.940 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.150      ; 2.325      ;
; 1.940 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.150      ; 2.325      ;
; 1.940 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.150      ; 2.325      ;
; 1.940 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.150      ; 2.325      ;
; 1.940 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.150      ; 2.325      ;
; 1.940 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.150      ; 2.325      ;
; 1.940 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.150      ; 2.325      ;
; 1.940 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.150      ; 2.325      ;
; 1.940 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.150      ; 2.325      ;
; 1.940 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.150      ; 2.325      ;
; 1.940 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.150      ; 2.325      ;
; 2.447 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.152      ; 2.834      ;
; 2.447 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.152      ; 2.834      ;
; 2.447 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.152      ; 2.834      ;
; 2.447 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.152      ; 2.834      ;
; 2.482 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.153      ; 2.870      ;
; 2.482 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.153      ; 2.870      ;
; 2.482 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.153      ; 2.870      ;
; 2.482 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.153      ; 2.870      ;
; 2.482 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.153      ; 2.870      ;
; 2.482 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.153      ; 2.870      ;
; 2.482 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.153      ; 2.870      ;
; 2.482 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.153      ; 2.870      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.358 ; 0.358        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ;
; 0.396 ; 0.396        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_925|datad                ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_914|datac                ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_936|datac                ;
; 0.408 ; 0.408        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_903|datac                ;
; 0.408 ; 0.408        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_892|datac                ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|dataa                        ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
; 0.587 ; 0.587        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_892|datac                ;
; 0.588 ; 0.588        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_903|datac                ;
; 0.592 ; 0.592        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_936|datac                ;
; 0.592 ; 0.592        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_914|datac                ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ;
; 0.598 ; 0.598        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_925|datad                ;
; 0.600 ; 0.600        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ;
; 0.600 ; 0.600        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.603 ; 0.603        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.635 ; 0.635        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_930|datad                 ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_908|datad                 ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ;
; 0.409 ; 0.409        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|datad                         ;
; 0.417 ; 0.417        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_952|datac                 ;
; 0.417 ; 0.417        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_941|datac                 ;
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_919|datac                 ;
; 0.454 ; 0.454        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.544 ; 0.544        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
; 0.578 ; 0.578        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_952|datac                 ;
; 0.578 ; 0.578        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_919|datac                 ;
; 0.579 ; 0.579        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_941|datac                 ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|datad                         ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ;
; 0.587 ; 0.587        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ;
; 0.591 ; 0.591        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_930|datad                 ;
; 0.591 ; 0.591        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_908|datad                 ;
; 0.594 ; 0.594        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.594 ; 0.594        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.628 ; 0.628        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ;
; 0.628 ; 0.628        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]                                                                                                                                            ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]                                                                                                                                           ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]                                                                                                                                            ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[0]                                                                                                                                      ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[1]                                                                                                                                      ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[3]                                                                                                                                      ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                                        ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                                        ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                                        ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                                        ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                                            ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]                                                                                                                                            ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]                                                                                                                                            ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]                                                                                                                                            ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]                                                                                                                                            ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                                          ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                                        ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                                        ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                                        ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                                        ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[0]                                                                                                                                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[3]                                                                                                                                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[4]                                                                                                                                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[6]                                                                                                                                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[7]                                                                                                                                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]                                                                                                                                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]                                                                                                                                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]                                                                                                                                          ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]                                                                                                                                         ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]                                                                                                                                          ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]                                                                                                                                          ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]                                                                                                                                          ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]                                                                                                                                          ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]                                                                                                                                          ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]                                                                                                                                          ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]                                                                                                                                           ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]                                                                                                                                        ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]                                                                                                                                             ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[0]                                                                                                                                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[1]                                                                                                                                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig                                                                                                                                     ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[10]                                                                                                                                         ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[11]                                                                                                                                         ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[12]                                                                                                                                         ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[13]                                                                                                                                         ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[14]                                                                                                                                         ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[1]                                                                                                                                          ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[2]                                                                                                                                          ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[3]                                                                                                                                          ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[4]                                                                                                                                          ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[5]                                                                                                                                          ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[6]                                                                                                                                          ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[7]                                                                                                                                          ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[8]                                                                                                                                          ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[9]                                                                                                                                          ;
; 4.717 ; 4.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                     ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                        ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                 ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                 ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_DR[1]                                                                                                                                                                   ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_clk                                                                                                                                                                     ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[0]                                                                                                                                                                  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[10]                                                                                                                                                                 ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                                                                 ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[12]                                                                                                                                                                 ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                                                                 ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[14]                                                                                                                                                                 ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                                                                 ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]                                                                                                                                                                  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[4]                                                                                                                                                                  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                                                                  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]                                                                                                                                                                  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[7]                                                                                                                                                                  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[8]                                                                                                                                                                  ;
; 9.715 ; 9.935        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[9]                                                                                                                                                                  ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s0_rs232_rx                                                                                                                                                                 ;
; 9.716 ; 9.936        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s1_rs232_rx                                                                                                                                                                 ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                         ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                         ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ;
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][2]                                                                                                                                                           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                         ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[0]                                                                                                                                                                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[4]                                                                                                                                                                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[5]                                                                                                                                                                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[6]                                                                                                                                                                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[7]                                                                                                                                                                  ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][2]                                                                                                                                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][2]                                                                                                                                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp0_rs232_rx                                                                                                                                                               ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp1_rs232_rx                                                                                                                                                               ;
; 9.719 ; 9.939        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[2]                                                                                                                                                                ;
; 9.720 ; 9.940        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|rx_done                                                                                                                                                                     ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]               ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                         ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                         ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                         ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                         ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[0]                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2]                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[3]                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0]                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1]                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2]                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[3]                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5]                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[6]                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[8]                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ;
; 19.693 ; 19.913       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                         ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[9]                                                                                                                                                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                          ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                          ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ;
; 19.747 ; 19.982       ; 0.235          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 19.779 ; 20.014       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ;
; 19.867 ; 20.055       ; 0.188          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_24M'                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 20.767 ; 20.767       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.767 ; 20.767       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.767 ; 20.767       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.767 ; 20.767       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.787 ; 20.787       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.855 ; 20.855       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.879 ; 20.879       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.899 ; 20.899       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.899 ; 20.899       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.899 ; 20.899       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.899 ; 20.899       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 37.666 ; 41.666       ; 4.000          ; Port Rate        ; clk_24M ; Rise       ; clk_24M                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rst_n          ; clk_24M    ; 6.442 ; 6.545 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; 4.642 ; 4.891 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 4.578 ; 4.775 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 4.587 ; 4.790 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 4.642 ; 4.873 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 4.423 ; 4.668 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 4.581 ; 4.891 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 4.382 ; 4.630 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 4.464 ; 4.713 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 4.178 ; 4.487 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx       ; clk_24M    ; 5.147 ; 5.390 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; rst_n          ; clk_24M    ; -1.727 ; -1.850 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; -3.404 ; -3.702 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; -3.793 ; -3.980 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; -3.802 ; -3.994 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; -3.854 ; -4.073 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; -3.639 ; -3.876 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; -3.791 ; -4.089 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; -3.600 ; -3.839 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; -3.678 ; -3.918 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; -3.404 ; -3.702 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx       ; clk_24M    ; -4.329 ; -4.551 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; sdram_addr[*]   ; clk_24M    ; 6.454  ; 6.459  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 5.124  ; 5.059  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 5.952  ; 5.804  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 5.430  ; 5.324  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 5.973  ; 5.762  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 5.809  ; 5.582  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 5.881  ; 5.679  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 5.600  ; 5.434  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 5.265  ; 5.135  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 5.271  ; 5.144  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 6.454  ; 6.459  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 6.271  ; 6.000  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 5.341  ; 5.210  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 5.997  ; 6.225  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;        ; 3.262  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 7.840  ; 7.687  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.455  ; 6.299  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 7.121  ; 6.855  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 7.129  ; 6.861  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.922  ; 5.836  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 7.840  ; 7.467  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 7.508  ; 7.158  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 7.359  ; 7.188  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 7.156  ; 6.871  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 7.530  ; 7.204  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.151  ; 6.055  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.694  ; 7.687  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.389  ; 6.203  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.301  ; 6.195  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 7.120  ; 7.046  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.751  ; 6.699  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.966  ; 6.717  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 7.160  ; 7.167  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 6.711  ; 7.008  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 3.152  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 9.614  ; 9.936  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 13.411 ; 12.981 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 11.410 ; 11.077 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 13.017 ; 12.499 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 11.425 ; 11.090 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 13.015 ; 12.497 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 11.699 ; 11.304 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 12.256 ; 11.979 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 13.072 ; 12.758 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 13.411 ; 12.905 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 13.152 ; 12.981 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 12.533 ; 12.194 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 12.585 ; 12.134 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 11.354 ; 11.061 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 11.926 ; 11.496 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 11.470 ; 11.171 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 12.436 ; 12.260 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 12.383 ; 11.940 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;        ; 3.281  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 8.987  ; 8.992  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 8.813  ; 8.670  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 3.173  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_addr[*]   ; clk_24M    ; 4.541 ; 4.476 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 4.541 ; 4.476 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 5.336 ; 5.191 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 4.834 ; 4.731 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 5.355 ; 5.151 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 5.198 ; 4.978 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 5.267 ; 5.072 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 4.997 ; 4.836 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 4.676 ; 4.549 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 4.682 ; 4.558 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 5.876 ; 5.882 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 5.642 ; 5.380 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 4.748 ; 4.621 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 5.377 ; 5.598 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 2.765 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 5.325 ; 5.241 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.832 ; 5.680 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 6.471 ; 6.214 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 6.478 ; 6.220 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.325 ; 5.241 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 7.167 ; 6.807 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 6.848 ; 6.511 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 6.705 ; 6.539 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 6.510 ; 6.234 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.864 ; 6.549 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.540 ; 5.446 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.079 ; 7.075 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.768 ; 5.588 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.687 ; 5.585 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.474 ; 6.402 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.119 ; 6.068 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.326 ; 6.086 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 6.556 ; 6.560 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 6.063 ; 6.350 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 2.658 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 6.180 ; 6.524 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 6.422 ; 6.196 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 7.235 ; 6.945 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 8.255 ; 7.839 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 7.250 ; 6.958 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 8.254 ; 7.837 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 7.513 ; 7.163 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 7.297 ; 7.083 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 8.080 ; 7.817 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 8.362 ; 7.935 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 8.211 ; 8.103 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 7.559 ; 7.271 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 7.565 ; 7.190 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 6.422 ; 6.196 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 6.964 ; 6.604 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 6.489 ; 6.279 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 7.518 ; 7.408 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 7.407 ; 7.034 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;       ; 2.783 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 7.171 ; 7.265 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 5.915 ; 5.793 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 2.678 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 6.736 ; 6.638 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.753 ; 6.655 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 6.736 ; 6.638 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 6.736 ; 6.638 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 7.072 ; 6.958 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 7.072 ; 6.958 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 7.072 ; 6.958 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 7.094 ; 6.980 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 7.094 ; 6.980 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.744 ; 6.646 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.744 ; 6.646 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 8.230 ; 8.232 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.815 ; 6.717 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.904 ; 6.827 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.904 ; 6.827 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.904 ; 6.827 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.922 ; 6.845 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 6.097 ; 5.999 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.113 ; 6.015 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 6.097 ; 5.999 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 6.097 ; 5.999 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 6.384 ; 6.270 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 6.384 ; 6.270 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 6.384 ; 6.270 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 6.405 ; 6.291 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 6.405 ; 6.291 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.104 ; 6.006 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.104 ; 6.006 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.588 ; 7.590 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.172 ; 6.074 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.261 ; 6.184 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.261 ; 6.184 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.261 ; 6.184 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.278 ; 6.201 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 6.460     ; 6.558     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.487     ; 6.585     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 6.471     ; 6.569     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 6.471     ; 6.569     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 6.742     ; 6.856     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 6.742     ; 6.856     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 6.742     ; 6.856     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 6.762     ; 6.876     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 6.762     ; 6.876     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.460     ; 6.558     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.460     ; 6.558     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 8.056     ; 8.054     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.541     ; 6.639     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.651     ; 6.728     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.651     ; 6.728     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.651     ; 6.728     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.669     ; 6.746     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 5.828     ; 5.926     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.854     ; 5.952     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.838     ; 5.936     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.838     ; 5.936     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 6.062     ; 6.176     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 6.062     ; 6.176     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 6.062     ; 6.176     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 6.081     ; 6.195     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 6.081     ; 6.195     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.828     ; 5.926     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.828     ; 5.926     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.422     ; 7.420     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.905     ; 6.003     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.015     ; 6.092     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.015     ; 6.092     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.015     ; 6.092     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.032     ; 6.109     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 13.417 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                        ; Synchronization Node                                                                                                                                                                                      ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 13.417                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;                        ;              ;                  ; 8.135        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;                        ;              ;                  ; 5.282        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 13.528                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 8.808        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 4.720        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 13.580                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 8.288        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 5.292        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 13.588                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 8.296        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 5.292        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 13.615                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 8.336        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 5.279        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 13.667                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 9.016        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 4.651        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 13.675                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 8.505        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 5.170        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 13.753                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 8.542        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 5.211        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 13.757                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 8.544        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 5.213        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 13.773                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 8.295        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 5.478        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 13.858                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 8.230        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 5.628        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 13.889                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 8.507        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 5.382        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 13.953                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 8.335        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 5.618        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.044                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 8.848        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 5.196        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.093                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 8.542        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 5.551        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.204                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 8.671        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 5.533        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.348                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 8.304        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 6.044        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.450                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 8.504        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 5.946        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.680                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 8.334        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 6.346        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.820                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 8.544        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 6.276        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 32.862                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 18.625       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 14.237       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 33.284                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 18.354       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 14.930       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 33.878                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 18.671       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 15.207       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 33.968                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 18.671       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 15.297       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 33.986                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 19.035       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 14.951       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 33.991                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 18.882       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 15.109       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.185                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 18.645       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 15.540       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.321                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 18.878       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 15.443       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.650                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 18.632       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 16.018       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.840                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 19.037       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 15.803       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.217                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 38.179       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 36.038       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.365                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 38.394       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 35.971       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.461                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 38.808       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 35.653       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.532                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 39.018       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 35.514       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.599                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 39.016       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 35.583       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.661                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;                        ;              ;                  ; 38.621       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;                        ;              ;                  ; 36.040       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 75.006                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 39.038       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 35.968       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 75.055                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 38.828       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 36.227       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 75.301                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 38.826       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 36.475       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 75.445                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 39.038       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 36.407       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                            ;
+-------------+-----------------+--------------------------------------------------------------------+-------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                         ; Note                    ;
+-------------+-----------------+--------------------------------------------------------------------+-------------------------+
; 127.71 MHz  ; 127.71 MHz      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;                         ;
; 151.84 MHz  ; 151.84 MHz      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;                         ;
; 161.86 MHz  ; 161.86 MHz      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;                         ;
; 680.27 MHz  ; 680.27 MHz      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ;                         ;
; 1718.21 MHz ; 440.92 MHz      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; limit due to hold check ;
+-------------+-----------------+--------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -5.055 ; -290.674      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -3.282 ; -11.939       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -1.454 ; -6.561        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 13.821 ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 32.169 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                           ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -2.023 ; -7.441        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -1.038 ; -4.166        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -0.311 ; -0.532        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 0.336  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 0.384  ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 6.823 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.764 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                            ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0.162  ; 0.000         ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.204  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4.664  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 9.677  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 19.671 ; 0.000         ;
; clk_24M                                                            ; 20.776 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                               ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -5.055 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.662     ; 1.346      ;
; -4.851 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.653     ; 1.151      ;
; -4.815 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.638     ; 1.130      ;
; -4.814 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.638     ; 1.129      ;
; -4.813 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.638     ; 1.128      ;
; -4.811 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.638     ; 1.126      ;
; -4.808 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.638     ; 1.123      ;
; -4.759 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.645     ; 1.067      ;
; -4.757 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.645     ; 1.065      ;
; -4.739 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.662     ; 1.030      ;
; -4.737 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.662     ; 1.028      ;
; -4.735 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.662     ; 1.026      ;
; -4.676 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.037     ; 1.592      ;
; -4.667 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.038     ; 1.582      ;
; -4.619 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.638     ; 0.934      ;
; -4.619 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.638     ; 0.934      ;
; -4.619 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.638     ; 0.934      ;
; -4.606 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.021     ; 1.538      ;
; -4.572 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.215     ; 1.310      ;
; -4.437 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.214     ; 1.176      ;
; -4.407 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.205     ; 1.155      ;
; -4.405 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.205     ; 1.153      ;
; -4.405 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.205     ; 1.153      ;
; -4.389 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.215     ; 1.127      ;
; -4.351 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.164     ; 1.140      ;
; -4.350 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.164     ; 1.139      ;
; -4.346 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.164     ; 1.135      ;
; -4.344 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.164     ; 1.133      ;
; -4.344 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.164     ; 1.133      ;
; -4.344 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.164     ; 1.133      ;
; -4.331 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.153     ; 1.131      ;
; -4.327 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.153     ; 1.127      ;
; -4.325 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.153     ; 1.125      ;
; -4.323 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.153     ; 1.123      ;
; -4.277 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.160     ; 1.070      ;
; -4.276 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.160     ; 1.069      ;
; -4.274 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.160     ; 1.067      ;
; -4.271 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.160     ; 1.064      ;
; -4.264 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.022     ; 1.195      ;
; -4.228 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.164     ; 1.017      ;
; -4.187 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.215     ; 0.925      ;
; -4.186 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.212     ; 0.927      ;
; -4.186 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.212     ; 0.927      ;
; -4.175 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.639     ; 0.489      ;
; -4.136 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.022     ; 1.067      ;
; -4.136 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.022     ; 1.067      ;
; -4.136 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.022     ; 1.067      ;
; -4.136 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.022     ; 1.067      ;
; -4.136 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.022     ; 1.067      ;
; -4.087 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.730     ; 1.310      ;
; -4.062 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.023     ; 0.992      ;
; -4.061 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[8]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.023     ; 0.991      ;
; -4.057 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[11]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.023     ; 0.987      ;
; -4.029 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.164     ; 0.818      ;
; -4.004 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.023     ; 0.934      ;
; -4.004 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.023     ; 0.934      ;
; -4.004 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.023     ; 0.934      ;
; -3.956 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.164     ; 0.745      ;
; -3.915 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.731     ; 1.137      ;
; -3.899 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.730     ; 1.122      ;
; -3.899 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.730     ; 1.122      ;
; -3.887 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.538     ; 1.302      ;
; -3.883 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.538     ; 1.298      ;
; -3.871 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.538     ; 1.286      ;
; -3.870 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.538     ; 1.285      ;
; -3.845 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.731     ; 1.067      ;
; -3.844 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.731     ; 1.066      ;
; -3.843 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.731     ; 1.065      ;
; -3.842 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.731     ; 1.064      ;
; -3.799 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.651     ; 0.101      ;
; -3.797 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.649     ; 0.101      ;
; -3.786 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.638     ; 0.101      ;
; -3.775 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.537     ; 1.191      ;
; -3.775 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.537     ; 1.191      ;
; -3.751 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.216     ; 0.488      ;
; -3.709 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.153     ; 0.509      ;
; -3.616 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.468     ; 0.101      ;
; -3.582 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.730     ; 0.805      ;
; -3.574 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.538     ; 0.989      ;
; -3.573 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.538     ; 0.988      ;
; -3.550 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.729     ; 0.774      ;
; -3.550 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.729     ; 0.774      ;
; -3.546 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.729     ; 0.770      ;
; -3.477 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.537     ; 0.893      ;
; -3.363 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.215     ; 0.101      ;
; -3.346 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.730     ; 0.569      ;
; -3.344 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.730     ; 0.567      ;
; -3.342 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.730     ; 0.565      ;
; -3.340 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.730     ; 0.563      ;
; -3.171 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.023     ; 0.101      ;
; -3.170 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -3.022     ; 0.101      ;
; -3.094 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.538     ; 0.509      ;
; -1.737 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.085      ; 2.015      ;
; -1.667 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.101      ; 1.961      ;
; -1.641 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.085      ; 1.919      ;
; -1.541 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.100      ; 1.834      ;
; -1.536 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.100      ; 1.829      ;
; -1.522 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.101      ; 1.816      ;
; -1.502 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.100      ; 1.795      ;
; -1.415 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; 0.100      ; 1.708      ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -3.282 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.522      ; 3.574      ;
; -3.220 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.521      ; 3.511      ;
; -3.213 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.522      ; 3.505      ;
; -3.106 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.520      ; 3.396      ;
; -3.058 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.537      ; 3.365      ;
; -2.966 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.520      ; 3.256      ;
; -2.927 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.520      ; 3.217      ;
; -2.923 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.520      ; 3.213      ;
; -2.922 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.520      ; 3.212      ;
; -2.702 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.015      ; 2.487      ;
; -2.689 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.520      ; 2.979      ;
; -2.451 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.520      ; 2.741      ;
; -2.362 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.523      ; 3.884      ;
; -2.308 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.015      ; 2.093      ;
; -2.307 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.728      ; 3.936      ;
; -2.268 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.710      ; 3.859      ;
; -2.205 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.709      ; 3.815      ;
; -2.187 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.710      ; 3.778      ;
; -2.162 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.523      ; 3.684      ;
; -2.153 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.724      ; 3.778      ;
; -2.124 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.523      ; 3.646      ;
; -2.094 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.710      ; 3.685      ;
; -2.082 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.523      ; 3.604      ;
; -2.069 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.729      ; 3.679      ;
; -2.050 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.710      ; 3.641      ;
; -2.035 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.523      ; 3.557      ;
; -2.035 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.710      ; 3.626      ;
; -2.029 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.710      ; 3.620      ;
; -2.025 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.521      ; 3.545      ;
; -2.012 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.709      ; 3.622      ;
; -2.005 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.709      ; 3.615      ;
; -1.967 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.709      ; 3.577      ;
; -1.962 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.707      ; 3.570      ;
; -1.955 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.523      ; 3.477      ;
; -1.915 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.710      ; 3.506      ;
; -1.912 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.522      ; 3.433      ;
; -1.911 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.725      ; 3.517      ;
; -1.896 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.522      ; 3.417      ;
; -1.878 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.709      ; 3.488      ;
; -1.852 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.521      ; 3.372      ;
; -1.818 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.538      ; 3.355      ;
; -1.798 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.709      ; 3.408      ;
; -1.789 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.708      ; 3.378      ;
; -1.787 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.523      ; 3.309      ;
; -1.782 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.707      ; 3.390      ;
; -1.720 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.723      ; 3.261      ;
; -1.717 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.707      ; 3.325      ;
; -1.704 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.707      ; 3.229      ;
; -1.628 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.706      ; 3.152      ;
; -1.603 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.706      ; 3.127      ;
; -1.589 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.706      ; 3.113      ;
; -1.585 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.706      ; 3.109      ;
; -1.584 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.706      ; 3.108      ;
; -1.575 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.707      ; 3.100      ;
; -1.510 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.707      ; 3.035      ;
; -1.497 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.708      ; 3.023      ;
; -1.490 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.708      ; 3.016      ;
; -1.364 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.201      ; 2.383      ;
; -1.351 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.706      ; 2.875      ;
; -1.113 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.706      ; 2.637      ;
; -0.970 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 2.201      ; 1.989      ;
; -0.235 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 2.998      ; 3.051      ;
; -0.166 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.185      ; 3.051      ;
; -0.078 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 3.184      ; 2.982      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.185      ; 3.198      ;
; 0.661  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 2.998      ; 2.655      ;
; 0.792  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 3.184      ; 2.612      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.454 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.132      ; 3.466      ;
; -1.442 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.125      ; 3.447      ;
; -1.417 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.106      ; 3.412      ;
; -1.328 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.125      ; 3.333      ;
; -1.323 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.136      ; 3.339      ;
; -1.271 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.949      ; 3.256      ;
; -1.260 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.110      ; 3.235      ;
; -1.260 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.113      ; 3.262      ;
; -1.252 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.949      ; 3.237      ;
; -1.222 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.125      ; 3.227      ;
; -1.208 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.125      ; 3.213      ;
; -1.206 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.127      ; 3.198      ;
; -1.204 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.125      ; 3.209      ;
; -1.197 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.950      ; 3.183      ;
; -1.186 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.125      ; 3.191      ;
; -1.184 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.113      ; 3.186      ;
; -1.178 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.936      ; 3.150      ;
; -1.160 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.116      ; 3.141      ;
; -1.159 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.131      ; 2.941      ;
; -1.157 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.953      ; 3.146      ;
; -1.149 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.127      ; 3.141      ;
; -1.147 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.124      ; 2.922      ;
; -1.146 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.123      ; 3.134      ;
; -1.139 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.949      ; 3.124      ;
; -1.128 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.116      ; 3.109      ;
; -1.126 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.113      ; 3.128      ;
; -1.121 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.942      ; 3.099      ;
; -1.116 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.942      ; 3.094      ;
; -1.111 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.953      ; 3.100      ;
; -1.098 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.106      ; 3.093      ;
; -1.088 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.117      ; 3.094      ;
; -1.087 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.112      ; 3.064      ;
; -1.077 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.125      ; 3.082      ;
; -1.070 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.114      ; 3.073      ;
; -1.044 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.117      ; 3.050      ;
; -1.036 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.123      ; 3.024      ;
; -1.033 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.124      ; 2.808      ;
; -1.028 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.135      ; 2.814      ;
; -0.997 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.127      ; 2.989      ;
; -0.970 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.124      ; 2.745      ;
; -0.958 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.124      ; 2.733      ;
; -0.948 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.125      ; 2.953      ;
; -0.943 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.124      ; 2.718      ;
; -0.927 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.124      ; 2.702      ;
; -0.920 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.120      ; 2.691      ;
; -0.891 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.124      ; 2.666      ;
; -0.874 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.135      ; 2.660      ;
; -0.694 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.125      ; 2.699      ;
; -0.653 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.124      ; 2.428      ;
; -0.411 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.619      ; 1.910      ;
; -0.399 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.124      ; 2.174      ;
; -0.300 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.125      ; 2.305      ;
; -0.149 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 2.618      ; 1.418      ;
; -0.005 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 3.124      ; 1.780      ;
; 0.209  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 3.587      ; 3.062      ;
; 0.272  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 3.413      ; 2.996      ;
; 0.295  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 3.577      ; 2.990      ;
; 0.882  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 3.577      ; 2.903      ;
; 0.965  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 3.413      ; 2.803      ;
; 1.062  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 3.587      ; 2.709      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 13.821 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 6.085      ;
; 13.821 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 6.085      ;
; 14.141 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 5.787      ;
; 14.222 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.684      ;
; 14.223 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.683      ;
; 14.393 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.513      ;
; 14.393 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.513      ;
; 14.531 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.375      ;
; 14.531 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.375      ;
; 14.531 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.375      ;
; 14.531 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.375      ;
; 14.531 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.375      ;
; 14.540 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.097     ; 5.364      ;
; 14.540 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.097     ; 5.364      ;
; 14.546 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 5.382      ;
; 14.546 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 5.382      ;
; 14.546 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 5.382      ;
; 14.546 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 5.382      ;
; 14.546 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 5.382      ;
; 14.567 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.339      ;
; 14.567 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.339      ;
; 14.625 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 5.303      ;
; 14.638 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 5.290      ;
; 14.638 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 5.290      ;
; 14.713 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 5.215      ;
; 14.771 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 5.157      ;
; 14.771 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 5.157      ;
; 14.794 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.112      ;
; 14.795 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 5.111      ;
; 14.835 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 5.093      ;
; 14.835 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 5.093      ;
; 14.860 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 5.066      ;
; 14.887 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 5.041      ;
; 14.941 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.097     ; 4.963      ;
; 14.942 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.097     ; 4.962      ;
; 14.958 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.051     ; 4.992      ;
; 14.968 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.938      ;
; 14.969 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.937      ;
; 15.021 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.907      ;
; 15.030 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.569     ; 4.402      ;
; 15.030 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.569     ; 4.402      ;
; 15.039 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.065     ; 4.897      ;
; 15.039 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.889      ;
; 15.040 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.888      ;
; 15.077 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.066     ; 4.858      ;
; 15.091 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.051     ; 4.859      ;
; 15.103 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.803      ;
; 15.103 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.803      ;
; 15.103 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.803      ;
; 15.103 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.803      ;
; 15.103 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.803      ;
; 15.118 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.810      ;
; 15.118 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.810      ;
; 15.118 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.810      ;
; 15.118 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.810      ;
; 15.118 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.810      ;
; 15.155 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.051     ; 4.795      ;
; 15.172 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.756      ;
; 15.173 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.755      ;
; 15.193 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; 0.288      ; 5.133      ;
; 15.194 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; 0.283      ; 5.127      ;
; 15.194 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; 0.283      ; 5.127      ;
; 15.197 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.731      ;
; 15.205 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.569     ; 4.227      ;
; 15.205 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.569     ; 4.227      ;
; 15.236 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.692      ;
; 15.237 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.691      ;
; 15.239 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.104     ; 4.658      ;
; 15.239 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.104     ; 4.658      ;
; 15.242 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.054     ; 4.705      ;
; 15.242 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.054     ; 4.705      ;
; 15.242 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.054     ; 4.705      ;
; 15.250 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.097     ; 4.654      ;
; 15.250 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.097     ; 4.654      ;
; 15.250 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.097     ; 4.654      ;
; 15.250 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.097     ; 4.654      ;
; 15.250 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.097     ; 4.654      ;
; 15.259 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.103     ; 4.639      ;
; 15.259 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.103     ; 4.639      ;
; 15.265 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 4.661      ;
; 15.265 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 4.661      ;
; 15.265 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 4.661      ;
; 15.265 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 4.661      ;
; 15.265 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.075     ; 4.661      ;
; 15.277 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.629      ;
; 15.277 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.629      ;
; 15.277 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.629      ;
; 15.277 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.629      ;
; 15.277 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.095     ; 4.629      ;
; 15.292 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.636      ;
; 15.292 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.636      ;
; 15.292 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.636      ;
; 15.292 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.636      ;
; 15.292 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.073     ; 4.636      ;
; 15.305 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.054     ; 4.642      ;
; 15.305 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.054     ; 4.642      ;
; 15.305 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.054     ; 4.642      ;
; 15.318 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.054     ; 4.629      ;
; 15.318 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.054     ; 4.629      ;
; 15.318 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.054     ; 4.629      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 32.169 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.339      ; 8.171      ;
; 32.171 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.339      ; 8.169      ;
; 32.219 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.069     ; 7.713      ;
; 32.219 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.069     ; 7.713      ;
; 32.219 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.069     ; 7.713      ;
; 32.219 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.069     ; 7.713      ;
; 32.219 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.069     ; 7.713      ;
; 32.219 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.069     ; 7.713      ;
; 32.219 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.069     ; 7.713      ;
; 32.219 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.069     ; 7.713      ;
; 32.502 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.212      ; 7.633      ;
; 32.502 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.212      ; 7.633      ;
; 32.502 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.212      ; 7.633      ;
; 32.502 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.212      ; 7.633      ;
; 32.502 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.212      ; 7.633      ;
; 32.502 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.212      ; 7.633      ;
; 32.502 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.212      ; 7.633      ;
; 32.502 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.212      ; 7.633      ;
; 32.544 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.339      ; 7.796      ;
; 32.546 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.339      ; 7.794      ;
; 32.573 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.339      ; 7.767      ;
; 32.575 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.339      ; 7.765      ;
; 32.587 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.339      ; 7.753      ;
; 32.594 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.069     ; 7.338      ;
; 32.594 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.069     ; 7.338      ;
; 32.594 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.069     ; 7.338      ;
; 32.594 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.069     ; 7.338      ;
; 32.594 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.069     ; 7.338      ;
; 32.594 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.069     ; 7.338      ;
; 32.594 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.069     ; 7.338      ;
; 32.594 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.069     ; 7.338      ;
; 32.638 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 7.299      ;
; 32.638 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 7.299      ;
; 32.638 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 7.299      ;
; 32.638 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 7.299      ;
; 32.638 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 7.299      ;
; 32.811 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 7.126      ;
; 32.811 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 7.126      ;
; 32.837 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.344      ; 7.508      ;
; 32.839 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.344      ; 7.506      ;
; 32.877 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.212      ; 7.258      ;
; 32.877 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.212      ; 7.258      ;
; 32.877 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.212      ; 7.258      ;
; 32.877 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.212      ; 7.258      ;
; 32.877 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.212      ; 7.258      ;
; 32.877 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.212      ; 7.258      ;
; 32.877 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.212      ; 7.258      ;
; 32.877 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.212      ; 7.258      ;
; 32.887 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 7.050      ;
; 32.887 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 7.050      ;
; 32.887 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 7.050      ;
; 32.887 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 7.050      ;
; 32.887 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 7.050      ;
; 32.887 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 7.050      ;
; 32.887 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 7.050      ;
; 32.887 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 7.050      ;
; 32.940 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.218      ; 7.316      ;
; 32.945 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.344      ; 7.400      ;
; 32.947 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.344      ; 7.398      ;
; 32.948 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.339      ; 7.392      ;
; 32.950 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.339      ; 7.390      ;
; 32.962 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.339      ; 7.378      ;
; 32.978 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.339      ; 7.362      ;
; 32.980 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.339      ; 7.360      ;
; 32.995 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.942      ;
; 32.995 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.942      ;
; 32.995 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.942      ;
; 32.995 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.942      ;
; 32.995 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.942      ;
; 32.995 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.942      ;
; 32.995 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.942      ;
; 32.995 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.942      ;
; 33.013 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.924      ;
; 33.013 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.924      ;
; 33.013 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.924      ;
; 33.013 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.924      ;
; 33.013 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.924      ;
; 33.113 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.344      ; 7.232      ;
; 33.115 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.344      ; 7.230      ;
; 33.117 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.339      ; 7.223      ;
; 33.142 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.344      ; 7.203      ;
; 33.144 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.344      ; 7.201      ;
; 33.163 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.774      ;
; 33.163 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.774      ;
; 33.163 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.774      ;
; 33.163 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.774      ;
; 33.163 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.774      ;
; 33.163 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.774      ;
; 33.163 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.774      ;
; 33.163 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.064     ; 6.774      ;
; 33.166 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.344      ; 7.179      ;
; 33.168 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.344      ; 7.177      ;
; 33.170 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.217      ; 6.970      ;
; 33.170 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.217      ; 6.970      ;
; 33.170 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.217      ; 6.970      ;
; 33.170 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.217      ; 6.970      ;
; 33.170 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.217      ; 6.970      ;
; 33.170 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.217      ; 6.970      ;
; 33.170 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.217      ; 6.970      ;
; 33.170 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.217      ; 6.970      ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.023 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.649      ; 1.696      ;
; -1.911 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.164      ; 1.323      ;
; -1.729 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.651      ; 1.992      ;
; -1.682 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.649      ; 2.037      ;
; -1.586 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.166      ; 1.650      ;
; -1.454 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.660      ; 2.276      ;
; -1.442 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.649      ; 2.277      ;
; -1.404 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.645      ; 2.311      ;
; -1.401 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.649      ; 2.318      ;
; -1.388 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.651      ; 2.333      ;
; -1.368 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.738      ; 2.610      ;
; -1.229 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.649      ; 2.490      ;
; -1.225 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.638      ; 2.483      ;
; -1.205 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.649      ; 2.514      ;
; -1.205 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.649      ; 2.514      ;
; -1.197 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.727      ; 2.770      ;
; -1.183 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.649      ; 2.536      ;
; -1.159 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.649      ; 2.560      ;
; -1.155 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.649      ; 2.564      ;
; -1.151 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.660      ; 2.579      ;
; -1.148 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.651      ; 2.573      ;
; -1.135 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.642      ; 2.577      ;
; -1.134 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.656      ; 2.592      ;
; -1.124 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.557      ; 2.673      ;
; -1.107 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.653      ; 2.616      ;
; -1.106 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.651      ; 2.615      ;
; -1.092 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.642      ; 2.620      ;
; -1.085 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.636      ; 2.621      ;
; -1.081 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.653      ; 2.642      ;
; -1.022 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.649      ; 2.697      ;
; -0.967 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.638      ; 2.741      ;
; -0.935 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.651      ; 2.786      ;
; -0.911 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.651      ; 2.810      ;
; -0.895 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.638      ; 2.813      ;
; -0.894 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.642      ; 2.818      ;
; -0.889 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.651      ; 2.832      ;
; -0.881 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.638      ; 2.827      ;
; -0.876 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.642      ; 2.836      ;
; -0.869 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.653      ; 2.854      ;
; -0.865 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.472      ; 2.677      ;
; -0.861 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.631      ; 2.840      ;
; -0.857 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.662      ; 2.875      ;
; -0.840 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.658      ; 2.888      ;
; -0.826 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.631      ; 2.875      ;
; -0.821 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.472      ; 2.721      ;
; -0.816 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.651      ; 2.905      ;
; -0.814 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.649      ; 2.905      ;
; -0.805 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.651      ; 2.916      ;
; -0.788 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.461      ; 2.743      ;
; -0.787 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.639      ; 2.922      ;
; -0.775 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.461      ; 2.756      ;
; -0.735 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.468      ; 2.803      ;
; -0.728 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.651      ; 2.993      ;
; -0.656 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.468      ; 2.882      ;
; -0.634 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 3.727      ; 2.853      ;
; -0.603 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.468      ; 2.935      ;
; -0.591 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.455      ; 2.934      ;
; -0.548 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 3.738      ; 2.950      ;
; -0.536 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 3.469      ; 3.003      ;
; -0.455 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 3.557      ; 2.862      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.038 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.316      ; 2.518      ;
; -0.981 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.729      ; 1.818      ;
; -0.892 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.214      ; 2.392      ;
; -0.805 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.123      ; 2.558      ;
; -0.800 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.535      ; 1.805      ;
; -0.711 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.020      ; 2.379      ;
; -0.678 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.214      ; 2.606      ;
; -0.662 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.215      ; 2.623      ;
; -0.640 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.729      ; 2.159      ;
; -0.632 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.216      ; 2.654      ;
; -0.572 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.216      ; 2.714      ;
; -0.555 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.215      ; 2.730      ;
; -0.554 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.215      ; 2.731      ;
; -0.550 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.216      ; 2.736      ;
; -0.542 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.317      ; 3.015      ;
; -0.497 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.020      ; 2.593      ;
; -0.492 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.214      ; 2.792      ;
; -0.466 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.231      ; 2.835      ;
; -0.459 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 2.535      ; 2.146      ;
; -0.446 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.214      ; 2.838      ;
; -0.432 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.214      ; 2.852      ;
; -0.421 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.216      ; 2.865      ;
; -0.418 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.214      ; 2.866      ;
; -0.328 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.216      ; 2.958      ;
; -0.325 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.215      ; 2.960      ;
; -0.316 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.216      ; 2.970      ;
; -0.311 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.020      ; 2.779      ;
; -0.297 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.023      ; 2.796      ;
; -0.289 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.217      ; 2.998      ;
; -0.286 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.022      ; 2.806      ;
; -0.285 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.037      ; 2.822      ;
; -0.278 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.217      ; 3.009      ;
; -0.274 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.217      ; 3.013      ;
; -0.267 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.216      ; 3.019      ;
; -0.265 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.020      ; 2.825      ;
; -0.252 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.232      ; 3.050      ;
; -0.251 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.020      ; 2.839      ;
; -0.237 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.020      ; 2.853      ;
; -0.225 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.021      ; 2.866      ;
; -0.224 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.217      ; 3.063      ;
; -0.204 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.317      ; 2.873      ;
; -0.202 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.316      ; 2.874      ;
; -0.188 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.023      ; 2.905      ;
; -0.186 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.022      ; 2.906      ;
; -0.185 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.216      ; 3.101      ;
; -0.174 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.021      ; 2.917      ;
; -0.169 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.231      ; 3.132      ;
; -0.124 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.023      ; 2.969      ;
; -0.112 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.215      ; 3.173      ;
; -0.106 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.022      ; 2.986      ;
; -0.095 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.215      ; 3.190      ;
; -0.083 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.023      ; 3.010      ;
; -0.083 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.022      ; 3.009      ;
; -0.077 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.235      ; 3.228      ;
; -0.065 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.216      ; 3.221      ;
; -0.053 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.023      ; 3.040      ;
; -0.046 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.236      ; 3.260      ;
; -0.034 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.023      ; 3.059      ;
; -0.031 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.038      ; 3.077      ;
; -0.016 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.217      ; 3.271      ;
; 0.022  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.216      ; 3.308      ;
; 0.044  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.022      ; 3.136      ;
; 0.048  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.023      ; 3.141      ;
; 0.058  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 3.123      ; 2.941      ;
; 0.106  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.217      ; 3.393      ;
; 0.255  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.023      ; 3.348      ;
; 0.267  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 3.217      ; 3.554      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.311 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 0.684      ;
; -0.290 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 0.705      ;
; -0.112 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 0.883      ;
; -0.109 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 0.886      ;
; -0.056 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 0.939      ;
; -0.055 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 0.940      ;
; 0.000  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 0.995      ;
; 0.009  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.019      ;
; 0.036  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.046      ;
; 0.038  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 1.033      ;
; 0.304  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.314      ;
; 0.309  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.319      ;
; 0.311  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[5]                                                                                                                   ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]                                                                                                                   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.590      ; 1.096      ;
; 0.319  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.329      ;
; 0.380  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.381  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.381  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.395  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.684      ;
; 0.396  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.684      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                           ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq                                                                                                                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag                                                                                                             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready                                                                                                           ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.336 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[1]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 0.986      ;
; 0.344 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[4]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 0.994      ;
; 0.400 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.451 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.720      ;
; 0.454 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.723      ;
; 0.455 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.724      ;
; 0.455 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.724      ;
; 0.455 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.723      ;
; 0.455 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.723      ;
; 0.456 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.725      ;
; 0.456 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.725      ;
; 0.457 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.725      ;
; 0.459 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.727      ;
; 0.468 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s0_rs232_rx                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s1_rs232_rx                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[3]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.739      ;
; 0.478 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.746      ;
; 0.492 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.760      ;
; 0.510 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.778      ;
; 0.510 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.188      ;
; 0.588 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.856      ;
; 0.599 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.868      ;
; 0.600 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[3]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.250      ;
; 0.604 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.872      ;
; 0.605 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp0_rs232_rx                                                                                                                                                               ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp1_rs232_rx                                                                                                                                                               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.874      ;
; 0.608 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.876      ;
; 0.608 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.876      ;
; 0.609 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[5]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.878      ;
; 0.609 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[0]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.259      ;
; 0.611 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.879      ;
; 0.611 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[6]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.261      ;
; 0.615 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.884      ;
; 0.616 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.885      ;
; 0.617 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.885      ;
; 0.617 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.885      ;
; 0.626 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[5]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.276      ;
; 0.627 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[4]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.896      ;
; 0.630 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[2]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 1.280      ;
; 0.651 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.539      ; 1.385      ;
; 0.654 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.922      ;
; 0.654 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.310      ;
; 0.656 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.312      ;
; 0.658 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.928      ;
; 0.660 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.930      ;
; 0.663 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.933      ;
; 0.665 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.935      ;
; 0.668 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.936      ;
; 0.671 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.941      ;
; 0.682 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.950      ;
; 0.684 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[5]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.953      ;
; 0.684 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[5]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.953      ;
; 0.686 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.955      ;
; 0.689 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.958      ;
; 0.690 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.960      ;
; 0.694 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.963      ;
; 0.696 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.965      ;
; 0.697 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[5]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.966      ;
; 0.697 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.966      ;
; 0.697 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.701 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[5]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.970      ;
; 0.705 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.974      ;
; 0.706 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.974      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.384 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.402 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.738      ;
; 0.455 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.740      ;
; 0.471 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.579 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.846      ;
; 0.616 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.883      ;
; 0.617 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.884      ;
; 0.629 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.914      ;
; 0.632 ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.899      ;
; 0.641 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.493      ; 1.329      ;
; 0.643 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.493      ; 1.331      ;
; 0.647 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.915      ;
; 0.667 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.248      ;
; 0.688 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.955      ;
; 0.692 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.961      ;
; 0.696 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.963      ;
; 0.698 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.965      ;
; 0.706 ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.973      ;
; 0.708 ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.712 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.997      ;
; 0.713 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.998      ;
; 0.717 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.984      ;
; 0.720 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.346      ; 1.296      ;
; 0.725 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.010      ;
; 0.728 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.013      ;
; 0.729 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.014      ;
; 0.730 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.015      ;
; 0.735 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.002      ;
; 0.865 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.132      ;
; 0.867 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.493      ; 1.555      ;
; 0.875 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.142      ;
; 0.878 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.145      ;
; 0.882 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.331     ; 0.746      ;
; 0.888 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.173      ;
; 0.931 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.057     ; 1.104      ;
; 0.933 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.331     ; 0.797      ;
; 0.934 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 1.196      ;
; 0.946 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.057     ; 1.119      ;
; 0.990 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.331     ; 0.854      ;
; 0.997 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.493      ; 1.685      ;
; 1.013 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.493      ; 1.701      ;
; 1.014 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.493      ; 1.703      ;
; 1.015 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.282      ;
; 1.017 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.287      ;
; 1.026 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.057     ; 1.199      ;
; 1.027 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.057     ; 1.201      ;
; 1.029 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.297      ;
; 1.032 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.301      ;
; 1.036 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.303      ;
; 1.036 ; VGA_Drive:VGA_Drive_inst|hcnt[9]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.303      ;
; 1.044 ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.311      ;
; 1.045 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.374     ; 0.868      ;
; 1.054 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.339      ;
; 1.059 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.331     ; 0.923      ;
; 1.077 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.343      ;
; 1.078 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.344      ;
; 1.079 ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.346      ;
; 1.080 ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.347      ;
; 1.081 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.347      ;
; 1.086 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.371      ;
; 1.088 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.373      ;
; 1.096 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.331     ; 0.960      ;
; 1.099 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.384      ;
; 1.107 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.392      ;
; 1.109 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.394      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.823 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.185     ; 2.996      ;
; 6.823 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.185     ; 2.996      ;
; 6.823 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.185     ; 2.996      ;
; 6.823 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.185     ; 2.996      ;
; 6.823 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.185     ; 2.996      ;
; 6.823 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.185     ; 2.996      ;
; 6.823 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.185     ; 2.996      ;
; 6.823 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.185     ; 2.996      ;
; 6.850 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.186     ; 2.968      ;
; 6.850 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.186     ; 2.968      ;
; 6.850 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.186     ; 2.968      ;
; 6.850 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.186     ; 2.968      ;
; 7.450 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.190     ; 2.364      ;
; 7.450 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.190     ; 2.364      ;
; 7.450 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.190     ; 2.364      ;
; 7.450 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.190     ; 2.364      ;
; 7.450 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.190     ; 2.364      ;
; 7.450 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.190     ; 2.364      ;
; 7.450 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.190     ; 2.364      ;
; 7.450 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.190     ; 2.364      ;
; 7.450 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.190     ; 2.364      ;
; 7.450 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.190     ; 2.364      ;
; 7.450 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.190     ; 2.364      ;
; 7.450 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.190     ; 2.364      ;
; 7.452 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.191     ; 2.361      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.764 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.127      ; 2.109      ;
; 1.765 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.129      ; 2.112      ;
; 1.765 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.129      ; 2.112      ;
; 1.765 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.129      ; 2.112      ;
; 1.765 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.129      ; 2.112      ;
; 1.765 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.129      ; 2.112      ;
; 1.765 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.129      ; 2.112      ;
; 1.765 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.129      ; 2.112      ;
; 1.765 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.129      ; 2.112      ;
; 1.765 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.129      ; 2.112      ;
; 1.765 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.129      ; 2.112      ;
; 1.765 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.129      ; 2.112      ;
; 1.765 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.129      ; 2.112      ;
; 2.210 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.133      ; 2.561      ;
; 2.210 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.133      ; 2.561      ;
; 2.210 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.133      ; 2.561      ;
; 2.210 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.133      ; 2.561      ;
; 2.242 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.134      ; 2.594      ;
; 2.242 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.134      ; 2.594      ;
; 2.242 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.134      ; 2.594      ;
; 2.242 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.134      ; 2.594      ;
; 2.242 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.134      ; 2.594      ;
; 2.242 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.134      ; 2.594      ;
; 2.242 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.134      ; 2.594      ;
; 2.242 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.134      ; 2.594      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.162 ; 0.162        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ;
; 0.200 ; 0.200        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ;
; 0.200 ; 0.200        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ;
; 0.203 ; 0.203        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ;
; 0.204 ; 0.204        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ;
; 0.208 ; 0.208        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_925|datad                ;
; 0.216 ; 0.216        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_936|datac                ;
; 0.216 ; 0.216        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_914|datac                ;
; 0.219 ; 0.219        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_903|datac                ;
; 0.220 ; 0.220        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_892|datac                ;
; 0.231 ; 0.231        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.231 ; 0.231        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.514 ; 0.514        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
; 0.515 ; 0.515        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|dataa                        ;
; 0.758 ; 0.758        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.758 ; 0.758        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.768 ; 0.768        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_903|datac                ;
; 0.769 ; 0.769        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_892|datac                ;
; 0.772 ; 0.772        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_936|datac                ;
; 0.772 ; 0.772        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_914|datac                ;
; 0.780 ; 0.780        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_925|datad                ;
; 0.784 ; 0.784        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ;
; 0.785 ; 0.785        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ;
; 0.788 ; 0.788        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ;
; 0.788 ; 0.788        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ;
; 0.825 ; 0.825        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 0.204 ; 0.204        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ;
; 0.205 ; 0.205        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ;
; 0.246 ; 0.246        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ;
; 0.246 ; 0.246        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ;
; 0.247 ; 0.247        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_930|datad                 ;
; 0.251 ; 0.251        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_908|datad                 ;
; 0.262 ; 0.262        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_952|datac                 ;
; 0.262 ; 0.262        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_941|datac                 ;
; 0.263 ; 0.263        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_919|datac                 ;
; 0.273 ; 0.273        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.273 ; 0.273        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|datad                         ;
; 0.483 ; 0.483        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|datad                         ;
; 0.718 ; 0.718        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.718 ; 0.718        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.728 ; 0.728        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_952|datac                 ;
; 0.728 ; 0.728        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_941|datac                 ;
; 0.728 ; 0.728        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_919|datac                 ;
; 0.739 ; 0.739        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_908|datad                 ;
; 0.740 ; 0.740        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_930|datad                 ;
; 0.744 ; 0.744        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ;
; 0.744 ; 0.744        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ;
; 0.744 ; 0.744        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ;
; 0.784 ; 0.784        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ;
; 0.785 ; 0.785        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[1]                                                                                                                                      ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                                          ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                                        ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[7]                                                                                                                                      ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]                                                                                                                                          ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]                                                                                                                                         ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]                                                                                                                                          ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]                                                                                                                                          ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]                                                                                                                                          ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]                                                                                                                                          ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]                                                                                                                                          ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]                                                                                                                                          ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]                                                                                                                                           ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                                            ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]                                                                                                                                            ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]                                                                                                                                            ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]                                                                                                                                            ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]                                                                                                                                            ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                                        ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                                        ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                                        ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                                        ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                                          ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                                          ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]                                                                                                                                        ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]                                                                                                                                             ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                                        ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                                        ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                                        ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[0]                                                                                                                                      ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[3]                                                                                                                                      ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[4]                                                                                                                                      ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[6]                                                                                                                                      ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]                                                                                                                                      ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]                                                                                                                                      ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                                          ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                                          ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                                          ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                                          ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                                          ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                                          ;
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[0]                                                                                                                                      ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]                                                                                                                                            ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]                                                                                                                                           ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]                                                                                                                                            ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[0]                                                                                                                                      ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[1]                                                                                                                                      ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[3]                                                                                                                                      ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ;
; 4.714 ; 4.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig                                                                                                                                     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[0]                                                                                                                                          ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                                            ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1]                                                                                                                                            ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[2]                                                                                                                                            ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[3]                                                                                                                                            ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4]                                                                                                                                            ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5]                                                                                                                                            ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6]                                                                                                                                            ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[0]                                                                                                                                          ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[1]                                                                                                                                          ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[2]                                                                                                                                          ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[1]                                                                                                                                      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[2]                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.677 ; 9.893        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                     ;
; 9.677 ; 9.893        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                        ;
; 9.677 ; 9.893        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                 ;
; 9.677 ; 9.893        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ;
; 9.677 ; 9.893        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                 ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[0]                                                                                                                                                                  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[1]                                                                                                                                                                  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[2]                                                                                                                                                                  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[4]                                                                                                                                                                  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[5]                                                                                                                                                                  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[6]                                                                                                                                                                  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[7]                                                                                                                                                                  ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][2]                                                                                                                                                           ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][2]                                                                                                                                                           ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp0_rs232_rx                                                                                                                                                               ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp1_rs232_rx                                                                                                                                                               ;
; 9.714 ; 9.930        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                         ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                         ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[2]                                                                                                                                                                ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_DR[1]                                                                                                                                                                   ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_clk                                                                                                                                                                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][2]                                                                                                                                                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|rx_done                                                                                                                                                                     ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s0_rs232_rx                                                                                                                                                                 ;
; 9.715 ; 9.931        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s1_rs232_rx                                                                                                                                                                 ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                         ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[0]                                                                                                                                                                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[10]                                                                                                                                                                 ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                                                                 ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[12]                                                                                                                                                                 ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                                                                 ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[14]                                                                                                                                                                 ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                                                                 ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]                                                                                                                                                                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[4]                                                                                                                                                                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                                                                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]                                                                                                                                                                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[7]                                                                                                                                                                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[8]                                                                                                                                                                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[9]                                                                                                                                                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                         ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                         ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[0]                                                                                                                                                                ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[1]                                                                                                                                                                ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[2]                                                                                                                                                                ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[3]                                                                                                                                                                ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[4]                                                                                                                                                                ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[5]                                                                                                                                                                ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[6]                                                                                                                                                                ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[7]                                                                                                                                                                ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][2]                                                                                                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                         ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                         ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[0]                              ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                              ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2]                              ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[3]                              ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0]                              ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[3]                              ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5]                              ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[6]                              ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[8]                              ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ;
; 9.721 ; 9.937        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ;
; 9.722 ; 9.938        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ;
; 9.722 ; 9.938        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ;
; 9.722 ; 9.938        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ;
; 9.722 ; 9.938        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ;
; 9.722 ; 9.938        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ;
; 9.722 ; 9.938        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]               ;
; 9.722 ; 9.938        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;
; 9.722 ; 9.938        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;
; 9.722 ; 9.938        ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ;
; 19.671 ; 19.887       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[9]                                                                                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_24M'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 20.776 ; 20.776       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.776 ; 20.776       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.776 ; 20.776       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.776 ; 20.776       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.808 ; 20.808       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.824 ; 20.824       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.841 ; 20.841       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.858 ; 20.858       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.890 ; 20.890       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.890 ; 20.890       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.890 ; 20.890       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.890 ; 20.890       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 37.666 ; 41.666       ; 4.000          ; Port Rate        ; clk_24M ; Rise       ; clk_24M                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rst_n          ; clk_24M    ; 5.858 ; 5.983 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; 4.107 ; 4.181 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 4.041 ; 4.080 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 4.050 ; 4.094 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 4.107 ; 4.162 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 3.904 ; 3.986 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 4.038 ; 4.181 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 3.864 ; 3.955 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 3.929 ; 4.027 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 3.652 ; 3.827 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx       ; clk_24M    ; 4.548 ; 4.598 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; rst_n          ; clk_24M    ; -1.476 ; -1.662 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; -2.966 ; -3.135 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; -3.342 ; -3.377 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; -3.351 ; -3.390 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; -3.405 ; -3.456 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; -3.208 ; -3.287 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; -3.337 ; -3.474 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; -3.170 ; -3.257 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; -3.232 ; -3.326 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; -2.966 ; -3.135 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx       ; clk_24M    ; -3.820 ; -3.860 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; sdram_addr[*]   ; clk_24M    ; 5.939  ; 5.833  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 4.770  ; 4.648  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 5.549  ; 5.317  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 5.071  ; 4.880  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 5.599  ; 5.278  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 5.486  ; 5.097  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 5.535  ; 5.195  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 5.251  ; 4.984  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 4.936  ; 4.710  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 4.944  ; 4.716  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 5.939  ; 5.833  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 5.885  ; 5.499  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 5.005  ; 4.773  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 5.482  ; 5.861  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;        ; 3.040  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 7.357  ; 6.913  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.029  ; 5.732  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 6.657  ; 6.235  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 6.673  ; 6.242  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.510  ; 5.325  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 7.357  ; 6.790  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 7.043  ; 6.512  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 6.904  ; 6.526  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 6.706  ; 6.244  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 7.056  ; 6.547  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.730  ; 5.515  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.079  ; 6.913  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.962  ; 5.635  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.885  ; 5.619  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.671  ; 6.392  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.319  ; 6.077  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.528  ; 6.102  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 6.457  ; 6.630  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 6.124  ; 6.610  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 2.909  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 8.793  ; 9.343  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 12.675 ; 11.771 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 10.704 ; 10.141 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 12.264 ; 11.419 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 10.720 ; 10.151 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 12.263 ; 11.417 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 10.984 ; 10.343 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 11.548 ; 10.928 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 12.317 ; 11.630 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 12.675 ; 11.766 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 12.277 ; 11.771 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 11.796 ; 11.131 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 11.862 ; 11.083 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 10.641 ; 10.125 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 11.224 ; 10.506 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 10.757 ; 10.209 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 11.562 ; 11.132 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 11.680 ; 10.896 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;        ; 3.058  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 8.151  ; 8.297  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 8.215  ; 7.985  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 2.931  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_addr[*]   ; clk_24M    ; 4.231 ; 4.113 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 4.231 ; 4.113 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 4.979 ; 4.755 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 4.520 ; 4.336 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 5.027 ; 4.717 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 4.919 ; 4.544 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 4.965 ; 4.638 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 4.692 ; 4.434 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 4.389 ; 4.171 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 4.397 ; 4.177 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 5.403 ; 5.302 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 5.300 ; 4.929 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 4.456 ; 4.233 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 4.912 ; 5.278 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 2.579 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 4.963 ; 4.784 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.458 ; 5.172 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 6.061 ; 5.654 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 6.076 ; 5.661 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 4.963 ; 4.784 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 6.736 ; 6.191 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 6.435 ; 5.923 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 6.301 ; 5.937 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 6.111 ; 5.667 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.444 ; 5.954 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.170 ; 4.963 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 6.517 ; 6.359 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.394 ; 5.079 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.323 ; 5.067 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.078 ; 5.809 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 5.740 ; 5.507 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 5.941 ; 5.531 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 5.901 ; 6.066 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 5.529 ; 5.997 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 2.453 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 5.656 ; 6.136 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 6.034 ; 5.627 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 6.799 ; 6.353 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 7.817 ; 7.113 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 6.814 ; 6.362 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 7.816 ; 7.111 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 7.068 ; 6.547 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 6.908 ; 6.406 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 7.654 ; 7.068 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 7.951 ; 7.176 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 7.655 ; 7.264 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 7.150 ; 6.586 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 7.166 ; 6.517 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 6.034 ; 5.627 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 6.587 ; 5.983 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 6.094 ; 5.699 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 6.969 ; 6.646 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 7.029 ; 6.362 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;       ; 2.597 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 6.485 ; 6.702 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 5.581 ; 5.285 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 2.474 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 6.295 ; 6.220 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.311 ; 6.236 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 6.295 ; 6.220 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 6.295 ; 6.220 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 6.630 ; 6.537 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 6.630 ; 6.537 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 6.630 ; 6.537 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 6.654 ; 6.561 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 6.654 ; 6.561 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 6.303 ; 6.228 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.303 ; 6.228 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.604 ; 7.577 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.371 ; 6.296 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.472 ; 6.373 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.472 ; 6.373 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.472 ; 6.373 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.489 ; 6.390 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 5.722 ; 5.647 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.737 ; 5.662 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.722 ; 5.647 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.722 ; 5.647 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 6.001 ; 5.908 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 6.001 ; 5.908 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 6.001 ; 5.908 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 6.024 ; 5.931 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 6.024 ; 5.931 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.729 ; 5.654 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.729 ; 5.654 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.029 ; 7.002 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.794 ; 5.719 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.895 ; 5.796 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 5.895 ; 5.796 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 5.895 ; 5.796 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 5.912 ; 5.813 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 5.882     ; 5.957     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.906     ; 5.981     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.891     ; 5.966     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.891     ; 5.966     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 6.144     ; 6.237     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 6.144     ; 6.237     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 6.144     ; 6.237     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 6.162     ; 6.255     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 6.162     ; 6.255     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.882     ; 5.957     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.882     ; 5.957     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.241     ; 7.268     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.957     ; 6.032     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.034     ; 6.133     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 6.034     ; 6.133     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.034     ; 6.133     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.050     ; 6.149     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 5.322     ; 5.397     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 5.345     ; 5.420     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 5.331     ; 5.406     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 5.331     ; 5.406     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.530     ; 5.623     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 5.530     ; 5.623     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 5.530     ; 5.623     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 5.548     ; 5.641     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 5.548     ; 5.641     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 5.322     ; 5.397     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 5.322     ; 5.397     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 6.679     ; 6.706     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 5.394     ; 5.469     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 5.471     ; 5.570     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 5.471     ; 5.570     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 5.471     ; 5.570     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 5.486     ; 5.585     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 13.835 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                        ; Synchronization Node                                                                                                                                                                                      ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 13.835                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;                        ;              ;                  ; 8.258        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;                        ;              ;                  ; 5.577        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 13.932                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 8.906        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 5.026        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 13.965                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 8.383        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 5.582        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.009                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 8.425        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 5.584        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.038                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 8.463        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 5.575        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.071                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 9.112        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 4.959        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.103                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 8.632        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 5.471        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.177                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 8.667        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 5.510        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.179                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 8.669        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 5.510        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.181                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 8.424        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 5.757        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.224                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 8.330        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 5.894        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.302                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 8.634        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 5.668        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.352                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 8.462        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 5.890        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.402                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 8.910        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 5.492        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 14.494                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 8.668        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 5.826        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.570                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 8.765        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 5.805        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.698                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 8.410        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 6.288        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 14.828                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 8.631        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 6.197        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 15.032                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 8.462        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 6.570        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 15.172                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 8.669        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 6.503        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 33.260                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 18.720       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 14.540       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 33.714                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 18.455       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 15.259       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.269                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 18.772       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 15.497       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.352                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 18.945       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 15.407       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.362                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 18.780       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 15.582       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.369                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 19.130       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 15.239       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.545                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 18.738       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 15.807       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.662                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 18.945       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 15.717       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 34.948                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 18.727       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 16.221       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 35.206                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 19.133       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 16.073       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.581                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 38.310       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 36.271       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.692                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 38.487       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 36.205       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.792                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 38.908       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 35.884       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.869                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 39.115       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 35.754       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.930                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 39.113       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 35.817       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 74.990                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;                        ;              ;                  ; 38.719       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;                        ;              ;                  ; 36.271       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 75.338                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 39.134       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 36.204       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 75.373                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 38.926       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 36.447       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 75.608                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 38.924       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 36.684       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 75.753                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 39.134       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 36.619       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                          ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -2.756 ; -166.191      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -1.189 ; -3.911        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -0.458 ; -1.494        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 17.095 ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 36.368 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                           ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -1.423 ; -5.488        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.925 ; -3.577        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -0.033 ; -0.033        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 0.111  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 0.179  ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.507 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.858 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                            ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0.331  ; 0.000         ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.369  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4.735  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 9.733  ; 0.000         ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 19.737 ; 0.000         ;
; clk_24M                                                            ; 20.427 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                               ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.756 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.106     ; 0.588      ;
; -2.710 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[9]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.094     ; 0.554      ;
; -2.709 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.094     ; 0.553      ;
; -2.708 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.094     ; 0.552      ;
; -2.706 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[11]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.094     ; 0.550      ;
; -2.702 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[8]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.094     ; 0.546      ;
; -2.678 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.101     ; 0.515      ;
; -2.640 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[4]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.098     ; 0.480      ;
; -2.639 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[7]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.098     ; 0.479      ;
; -2.617 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.106     ; 0.449      ;
; -2.615 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.106     ; 0.447      ;
; -2.613 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.106     ; 0.445      ;
; -2.572 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.795     ; 0.715      ;
; -2.569 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.797     ; 0.710      ;
; -2.548 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.094     ; 0.392      ;
; -2.548 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.094     ; 0.392      ;
; -2.548 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.094     ; 0.392      ;
; -2.538 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.875     ; 0.601      ;
; -2.522 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.787     ; 0.673      ;
; -2.507 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.890     ; 0.555      ;
; -2.504 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.890     ; 0.552      ;
; -2.500 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.890     ; 0.548      ;
; -2.499 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.890     ; 0.547      ;
; -2.489 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.908     ; 0.519      ;
; -2.487 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.908     ; 0.517      ;
; -2.487 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.908     ; 0.517      ;
; -2.486 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.913     ; 0.511      ;
; -2.475 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 0.517      ;
; -2.474 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 0.516      ;
; -2.469 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 0.511      ;
; -2.468 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 0.510      ;
; -2.468 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 0.510      ;
; -2.467 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 0.509      ;
; -2.463 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.875     ; 0.526      ;
; -2.441 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.894     ; 0.485      ;
; -2.439 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.894     ; 0.483      ;
; -2.437 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.894     ; 0.481      ;
; -2.433 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.894     ; 0.477      ;
; -2.415 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 0.457      ;
; -2.401 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.912     ; 0.427      ;
; -2.401 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.912     ; 0.427      ;
; -2.392 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.789     ; 0.541      ;
; -2.383 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.094     ; 0.227      ;
; -2.340 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 0.382      ;
; -2.333 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.874     ; 0.397      ;
; -2.332 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.671     ; 0.599      ;
; -2.330 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[9]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.789     ; 0.479      ;
; -2.329 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[8]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.789     ; 0.478      ;
; -2.322 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[11]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.789     ; 0.471      ;
; -2.321 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.788     ; 0.471      ;
; -2.321 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.788     ; 0.471      ;
; -2.321 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.788     ; 0.471      ;
; -2.321 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.788     ; 0.471      ;
; -2.321 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.788     ; 0.471      ;
; -2.294 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.586     ; 0.646      ;
; -2.293 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.896     ; 0.335      ;
; -2.287 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.586     ; 0.639      ;
; -2.276 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.586     ; 0.628      ;
; -2.274 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.586     ; 0.626      ;
; -2.252 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.671     ; 0.519      ;
; -2.252 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.671     ; 0.519      ;
; -2.242 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.789     ; 0.391      ;
; -2.242 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.789     ; 0.391      ;
; -2.242 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.789     ; 0.391      ;
; -2.235 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.672     ; 0.501      ;
; -2.214 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.672     ; 0.480      ;
; -2.212 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.672     ; 0.478      ;
; -2.212 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.672     ; 0.478      ;
; -2.212 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.100     ; 0.050      ;
; -2.211 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.672     ; 0.477      ;
; -2.211 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.099     ; 0.050      ;
; -2.206 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.094     ; 0.050      ;
; -2.194 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]        ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.890     ; 0.242      ;
; -2.184 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.585     ; 0.537      ;
; -2.184 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.585     ; 0.537      ;
; -2.162 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.876     ; 0.224      ;
; -2.133 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -2.021     ; 0.050      ;
; -2.122 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.586     ; 0.474      ;
; -2.120 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.586     ; 0.472      ;
; -2.097 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.671     ; 0.364      ;
; -2.084 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.670     ; 0.352      ;
; -2.083 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.670     ; 0.351      ;
; -2.079 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.670     ; 0.347      ;
; -2.050 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]     ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.584     ; 0.404      ;
; -2.004 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.670     ; 0.272      ;
; -2.003 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.670     ; 0.271      ;
; -2.001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.670     ; 0.269      ;
; -1.999 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.670     ; 0.267      ;
; -1.987 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.875     ; 0.050      ;
; -1.901 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.789     ; 0.050      ;
; -1.900 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.788     ; 0.050      ;
; -1.890 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -1.586     ; 0.242      ;
; -1.036 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.146     ; 0.933      ;
; -0.987 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.138     ; 0.892      ;
; -0.965 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.139     ; 0.869      ;
; -0.963 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.146     ; 0.860      ;
; -0.935 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.139     ; 0.839      ;
; -0.931 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.139     ; 0.835      ;
; -0.913 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.138     ; 0.818      ;
; -0.901 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.001        ; -0.139     ; 0.805      ;
+--------+----------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.189 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.519      ; 1.626      ;
; -1.177 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.519      ; 1.614      ;
; -1.132 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.518      ; 1.568      ;
; -1.131 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.517      ; 1.566      ;
; -1.038 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.517      ; 1.473      ;
; -1.035 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.517      ; 1.470      ;
; -1.027 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.527      ; 1.472      ;
; -1.018 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.517      ; 1.453      ;
; -1.000 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.517      ; 1.435      ;
; -0.905 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.517      ; 1.340      ;
; -0.879 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.304      ; 1.101      ;
; -0.801 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.517      ; 1.236      ;
; -0.754 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.604      ; 1.780      ;
; -0.730 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.620      ; 1.780      ;
; -0.708 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.602      ; 1.732      ;
; -0.708 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.304      ; 0.930      ;
; -0.696 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.520      ; 1.690      ;
; -0.680 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.611      ; 1.721      ;
; -0.676 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.621      ; 1.719      ;
; -0.650 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.603      ; 1.683      ;
; -0.635 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.604      ; 1.661      ;
; -0.634 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.604      ; 1.660      ;
; -0.615 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.520      ; 1.609      ;
; -0.598 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.520      ; 1.592      ;
; -0.598 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.520      ; 1.592      ;
; -0.589 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.518      ; 1.581      ;
; -0.586 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.604      ; 1.612      ;
; -0.582 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.604      ; 1.608      ;
; -0.580 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.601      ; 1.611      ;
; -0.578 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.603      ; 1.611      ;
; -0.573 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.601      ; 1.604      ;
; -0.569 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.603      ; 1.602      ;
; -0.552 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.603      ; 1.585      ;
; -0.548 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.519      ; 1.541      ;
; -0.542 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.602      ; 1.528      ;
; -0.541 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.601      ; 1.572      ;
; -0.540 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.520      ; 1.534      ;
; -0.537 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.604      ; 1.563      ;
; -0.532 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.604      ; 1.558      ;
; -0.530 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.518      ; 1.522      ;
; -0.525 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.519      ; 1.518      ;
; -0.522 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.602      ; 1.508      ;
; -0.512 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.520      ; 1.506      ;
; -0.494 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.603      ; 1.527      ;
; -0.492 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.528      ; 1.494      ;
; -0.481 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.612      ; 1.515      ;
; -0.478 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.520      ; 1.472      ;
; -0.477 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.603      ; 1.464      ;
; -0.466 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.603      ; 1.499      ;
; -0.449 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.601      ; 1.434      ;
; -0.446 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.601      ; 1.431      ;
; -0.442 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.603      ; 1.429      ;
; -0.438 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.611      ; 1.433      ;
; -0.433 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.602      ; 1.419      ;
; -0.429 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.601      ; 1.414      ;
; -0.427 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.601      ; 1.412      ;
; -0.411 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.601      ; 1.396      ;
; -0.316 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.601      ; 1.301      ;
; -0.290 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.388      ; 1.062      ;
; -0.212 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.601      ; 1.197      ;
; -0.119 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.001        ; 1.388      ; 0.891      ;
; 0.368  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 1.670      ; 1.408      ;
; 0.530  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 1.586      ; 1.214      ;
; 0.603  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.500        ; 1.669      ; 1.180      ;
; 0.877  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 1.670      ; 1.399      ;
; 0.918  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 1.586      ; 1.326      ;
; 0.964  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 1.000        ; 1.669      ; 1.319      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -0.458 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.813      ; 1.695      ;
; -0.367 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.803      ; 1.594      ;
; -0.337 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.827      ; 1.583      ;
; -0.320 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.818      ; 1.557      ;
; -0.318 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.812      ; 1.554      ;
; -0.308 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.819      ; 1.546      ;
; -0.293 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.743      ; 1.527      ;
; -0.293 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.812      ; 1.529      ;
; -0.277 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.744      ; 1.512      ;
; -0.269 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.818      ; 1.506      ;
; -0.268 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.818      ; 1.505      ;
; -0.260 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.825      ; 1.504      ;
; -0.258 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.734      ; 1.483      ;
; -0.256 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.812      ; 1.492      ;
; -0.237 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.818      ; 1.474      ;
; -0.228 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.810      ; 1.462      ;
; -0.222 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.818      ; 1.459      ;
; -0.221 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.731      ; 1.443      ;
; -0.215 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.826      ; 1.361      ;
; -0.213 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.818      ; 1.450      ;
; -0.207 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.741      ; 1.439      ;
; -0.203 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.734      ; 1.428      ;
; -0.198 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.817      ; 1.335      ;
; -0.197 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.743      ; 1.431      ;
; -0.192 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.741      ; 1.424      ;
; -0.191 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.822      ; 1.425      ;
; -0.186 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.818      ; 1.324      ;
; -0.179 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.813      ; 1.404      ;
; -0.177 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.803      ; 1.404      ;
; -0.171 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.743      ; 1.405      ;
; -0.168 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.820      ; 1.400      ;
; -0.166 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.810      ; 1.400      ;
; -0.159 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.810      ; 1.381      ;
; -0.149 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.820      ; 1.381      ;
; -0.147 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.817      ; 1.284      ;
; -0.146 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.817      ; 1.283      ;
; -0.145 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.816      ; 1.281      ;
; -0.139 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.813      ; 1.364      ;
; -0.138 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.824      ; 1.282      ;
; -0.125 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.822      ; 1.359      ;
; -0.115 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.812      ; 1.339      ;
; -0.109 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.818      ; 1.346      ;
; -0.109 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.824      ; 1.253      ;
; -0.109 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.817      ; 1.246      ;
; -0.100 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.817      ; 1.237      ;
; -0.091 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.817      ; 1.228      ;
; -0.063 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.820      ; 1.295      ;
; 0.013  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.817      ; 1.124      ;
; 0.030  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.818      ; 1.207      ;
; 0.152  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.817      ; 0.985      ;
; 0.161  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.606      ; 0.864      ;
; 0.201  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.818      ; 1.036      ;
; 0.283  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.605      ; 0.642      ;
; 0.323  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.001        ; 1.817      ; 0.814      ;
; 0.684  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 1.868      ; 1.292      ;
; 0.737  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 1.799      ; 1.237      ;
; 0.754  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.500        ; 1.878      ; 1.220      ;
; 1.070  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 1.799      ; 1.404      ;
; 1.096  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 1.868      ; 1.380      ;
; 1.127  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 1.000        ; 1.878      ; 1.347      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 17.095 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.842      ;
; 17.095 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.842      ;
; 17.233 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.716      ;
; 17.270 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.667      ;
; 17.271 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.666      ;
; 17.320 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.617      ;
; 17.320 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.617      ;
; 17.395 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.542      ;
; 17.395 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.542      ;
; 17.395 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.542      ;
; 17.395 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.542      ;
; 17.395 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.542      ;
; 17.399 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.550      ;
; 17.399 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.550      ;
; 17.399 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.550      ;
; 17.399 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.550      ;
; 17.399 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.550      ;
; 17.432 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.517      ;
; 17.451 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.051     ; 2.484      ;
; 17.451 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.051     ; 2.484      ;
; 17.454 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.483      ;
; 17.454 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.483      ;
; 17.458 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.491      ;
; 17.464 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.036     ; 2.486      ;
; 17.464 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.036     ; 2.486      ;
; 17.495 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.442      ;
; 17.496 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.441      ;
; 17.513 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.036     ; 2.437      ;
; 17.513 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.036     ; 2.437      ;
; 17.558 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.036     ; 2.392      ;
; 17.558 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.036     ; 2.392      ;
; 17.589 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.039     ; 2.358      ;
; 17.592 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.357      ;
; 17.602 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.024     ; 2.360      ;
; 17.607 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.342      ;
; 17.620 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.317      ;
; 17.620 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.317      ;
; 17.620 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.317      ;
; 17.620 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.317      ;
; 17.620 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.317      ;
; 17.624 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.325      ;
; 17.624 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.325      ;
; 17.624 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.325      ;
; 17.624 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.325      ;
; 17.624 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.325      ;
; 17.626 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.051     ; 2.309      ;
; 17.627 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.051     ; 2.308      ;
; 17.629 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.308      ;
; 17.630 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.307      ;
; 17.639 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.036     ; 2.311      ;
; 17.640 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.036     ; 2.310      ;
; 17.651 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.024     ; 2.311      ;
; 17.657 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.292      ;
; 17.664 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.027     ; 2.295      ;
; 17.678 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.028     ; 2.280      ;
; 17.681 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.259     ; 2.046      ;
; 17.681 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.259     ; 2.046      ;
; 17.688 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.036     ; 2.262      ;
; 17.689 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.036     ; 2.261      ;
; 17.696 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.024     ; 2.266      ;
; 17.728 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; 0.146      ; 2.426      ;
; 17.728 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; 0.146      ; 2.426      ;
; 17.730 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; 0.149      ; 2.427      ;
; 17.733 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.036     ; 2.217      ;
; 17.734 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.036     ; 2.216      ;
; 17.751 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.051     ; 2.184      ;
; 17.751 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.051     ; 2.184      ;
; 17.751 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.051     ; 2.184      ;
; 17.751 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.051     ; 2.184      ;
; 17.751 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.051     ; 2.184      ;
; 17.754 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.183      ;
; 17.754 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.183      ;
; 17.754 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.183      ;
; 17.754 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.183      ;
; 17.754 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.049     ; 2.183      ;
; 17.755 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.039     ; 2.192      ;
; 17.755 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.039     ; 2.192      ;
; 17.755 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.039     ; 2.192      ;
; 17.755 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.039     ; 2.192      ;
; 17.755 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.039     ; 2.192      ;
; 17.758 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.191      ;
; 17.758 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.191      ;
; 17.758 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.191      ;
; 17.758 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.191      ;
; 17.758 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.037     ; 2.191      ;
; 17.764 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.036     ; 2.186      ;
; 17.764 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.036     ; 2.186      ;
; 17.764 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.036     ; 2.186      ;
; 17.764 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.036     ; 2.186      ;
; 17.764 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.036     ; 2.186      ;
; 17.765 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.259     ; 1.962      ;
; 17.765 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.259     ; 1.962      ;
; 17.768 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.024     ; 2.194      ;
; 17.768 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.024     ; 2.194      ;
; 17.768 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.024     ; 2.194      ;
; 17.768 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.024     ; 2.194      ;
; 17.768 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.024     ; 2.194      ;
; 17.783 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.059     ; 2.144      ;
; 17.783 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.059     ; 2.144      ;
; 17.785 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.999       ; -0.058     ; 2.143      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 36.368 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.148      ; 3.766      ;
; 36.369 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.148      ; 3.765      ;
; 36.393 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.561      ;
; 36.393 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.561      ;
; 36.393 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.561      ;
; 36.393 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.561      ;
; 36.393 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.561      ;
; 36.393 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.561      ;
; 36.393 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.561      ;
; 36.393 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.561      ;
; 36.513 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.114      ; 3.555      ;
; 36.513 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.114      ; 3.555      ;
; 36.513 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.114      ; 3.555      ;
; 36.513 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.114      ; 3.555      ;
; 36.513 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.114      ; 3.555      ;
; 36.513 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.114      ; 3.555      ;
; 36.513 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.114      ; 3.555      ;
; 36.513 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.114      ; 3.555      ;
; 36.549 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.148      ; 3.585      ;
; 36.552 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.148      ; 3.582      ;
; 36.559 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.148      ; 3.575      ;
; 36.577 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.148      ; 3.557      ;
; 36.578 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.148      ; 3.556      ;
; 36.601 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.357      ;
; 36.601 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.357      ;
; 36.601 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.357      ;
; 36.601 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.357      ;
; 36.601 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.357      ;
; 36.602 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.352      ;
; 36.602 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.352      ;
; 36.602 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.352      ;
; 36.602 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.352      ;
; 36.602 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.352      ;
; 36.602 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.352      ;
; 36.602 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.352      ;
; 36.602 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.032     ; 3.352      ;
; 36.627 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.152      ; 3.511      ;
; 36.628 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.152      ; 3.510      ;
; 36.652 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.306      ;
; 36.652 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.306      ;
; 36.652 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.306      ;
; 36.652 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.306      ;
; 36.652 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.306      ;
; 36.652 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.306      ;
; 36.652 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.306      ;
; 36.652 ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.306      ;
; 36.656 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.302      ;
; 36.656 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.302      ;
; 36.678 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.152      ; 3.460      ;
; 36.679 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.152      ; 3.459      ;
; 36.703 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.255      ;
; 36.703 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.255      ;
; 36.703 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.255      ;
; 36.703 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.255      ;
; 36.703 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.255      ;
; 36.703 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.255      ;
; 36.703 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.255      ;
; 36.703 ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.255      ;
; 36.711 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.114      ; 3.411      ;
; 36.722 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.114      ; 3.346      ;
; 36.722 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.114      ; 3.346      ;
; 36.722 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.114      ; 3.346      ;
; 36.722 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.114      ; 3.346      ;
; 36.722 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.114      ; 3.346      ;
; 36.722 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.114      ; 3.346      ;
; 36.722 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.114      ; 3.346      ;
; 36.722 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.114      ; 3.346      ;
; 36.728 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.148      ; 3.406      ;
; 36.730 ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.148      ; 3.404      ;
; 36.737 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.152      ; 3.401      ;
; 36.738 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.152      ; 3.400      ;
; 36.738 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.152      ; 3.400      ;
; 36.739 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.152      ; 3.399      ;
; 36.746 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.152      ; 3.392      ;
; 36.747 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.152      ; 3.391      ;
; 36.758 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.148      ; 3.376      ;
; 36.761 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.148      ; 3.373      ;
; 36.762 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.196      ;
; 36.762 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.196      ;
; 36.762 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.196      ;
; 36.762 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.196      ;
; 36.762 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.196      ;
; 36.762 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.196      ;
; 36.762 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.196      ;
; 36.762 ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.196      ;
; 36.763 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.195      ;
; 36.763 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.195      ;
; 36.763 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.195      ;
; 36.763 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.195      ;
; 36.763 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.195      ;
; 36.763 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.195      ;
; 36.763 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.195      ;
; 36.763 ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.195      ;
; 36.768 ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; 0.148      ; 3.366      ;
; 36.771 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.187      ;
; 36.771 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.187      ;
; 36.771 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.187      ;
; 36.771 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.187      ;
; 36.771 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.187      ;
; 36.771 ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 39.999       ; -0.028     ; 3.187      ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                  ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.423 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.099      ; 0.746      ;
; -1.373 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.896      ; 0.593      ;
; -1.271 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.099      ; 0.898      ;
; -1.266 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.100      ; 0.904      ;
; -1.216 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.897      ; 0.751      ;
; -1.169 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.099      ; 1.000      ;
; -1.130 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.105      ; 1.045      ;
; -1.114 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.100      ; 1.056      ;
; -1.104 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.098      ; 1.064      ;
; -1.095 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.099      ; 1.074      ;
; -1.094 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.099      ; 1.075      ;
; -1.080 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.099      ; 1.089      ;
; -1.061 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.099      ; 1.108      ;
; -1.059 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.099      ; 1.110      ;
; -1.038 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.105      ; 1.137      ;
; -1.036 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.100      ; 1.134      ;
; -1.031 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.094      ; 1.133      ;
; -1.012 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.100      ; 1.158      ;
; -1.002 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.107      ; 1.175      ;
; -0.998 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.103      ; 1.175      ;
; -0.993 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.099      ; 1.176      ;
; -0.970 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.095      ; 1.195      ;
; -0.967 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.101      ; 1.204      ;
; -0.963 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.095      ; 1.202      ;
; -0.955 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.101      ; 1.216      ;
; -0.953 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.092      ; 1.209      ;
; -0.938 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.100      ; 1.232      ;
; -0.923 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.100      ; 1.247      ;
; -0.915 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.100      ; 1.255      ;
; -0.904 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.100      ; 1.266      ;
; -0.902 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.100      ; 1.268      ;
; -0.887 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.091      ; 1.274      ;
; -0.882 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.085      ; 1.273      ;
; -0.881 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.021      ; 1.210      ;
; -0.881 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.106      ; 1.295      ;
; -0.879 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.101      ; 1.292      ;
; -0.873 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.093      ; 1.290      ;
; -0.871 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.103      ; 1.302      ;
; -0.866 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.019      ; 1.223      ;
; -0.862 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.091      ; 1.299      ;
; -0.861 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.013      ; 1.222      ;
; -0.850 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.101      ; 1.321      ;
; -0.845 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.108      ; 1.333      ;
; -0.842 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.019      ; 1.247      ;
; -0.839 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.093      ; 1.324      ;
; -0.836 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.100      ; 1.334      ;
; -0.826 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.013      ; 1.257      ;
; -0.825 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.093      ; 1.338      ;
; -0.813 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.085      ; 1.342      ;
; -0.792 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.021      ; 1.299      ;
; -0.780 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.021      ; 1.311      ;
; -0.762 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.955      ; 1.298      ;
; -0.744 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.094      ; 1.420      ;
; -0.738 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.945      ; 1.312      ;
; -0.737 ; Sdram_Top:Sdram_Top_inst|rd_en                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.010      ; 1.343      ;
; -0.722 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001      ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 2.022      ; 1.370      ;
; -0.640 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; 0.000        ; 1.873      ; 1.338      ;
; -0.404 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 1.955      ; 1.176      ;
; -0.333 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 1.945      ; 1.237      ;
; -0.312 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; -0.500       ; 1.873      ; 1.186      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                    ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -0.925 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.670      ; 0.815      ;
; -0.875 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.874      ; 1.069      ;
; -0.828 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.582      ; 0.824      ;
; -0.800 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.874      ; 1.144      ;
; -0.778 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.786      ; 1.078      ;
; -0.774 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.670      ; 0.966      ;
; -0.734 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.874      ; 1.210      ;
; -0.721 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.876      ; 1.225      ;
; -0.711 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.874      ; 1.233      ;
; -0.705 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.875      ; 1.240      ;
; -0.703 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.786      ; 1.153      ;
; -0.700 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.876      ; 1.246      ;
; -0.699 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.874      ; 1.245      ;
; -0.698 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.874      ; 1.246      ;
; -0.697 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.874      ; 1.247      ;
; -0.692 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.875      ; 1.253      ;
; -0.679 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.883      ; 1.274      ;
; -0.677 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.582      ; 0.975      ;
; -0.673 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.875      ; 1.272      ;
; -0.653 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.877      ; 1.294      ;
; -0.614 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.786      ; 1.242      ;
; -0.602 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.786      ; 1.254      ;
; -0.601 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.786      ; 1.255      ;
; -0.600 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.786      ; 1.256      ;
; -0.597 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.789      ; 1.262      ;
; -0.597 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.788      ; 1.261      ;
; -0.582 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.795      ; 1.283      ;
; -0.582 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.877      ; 1.365      ;
; -0.574 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.878      ; 1.374      ;
; -0.571 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.877      ; 1.376      ;
; -0.571 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.738      ; 1.272      ;
; -0.558 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.877      ; 1.389      ;
; -0.557 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.875      ; 1.388      ;
; -0.550 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.885      ; 1.405      ;
; -0.542 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.786      ; 1.314      ;
; -0.535 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.875      ; 1.410      ;
; -0.533 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.790      ; 1.327      ;
; -0.533 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.788      ; 1.325      ;
; -0.533 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.878      ; 1.415      ;
; -0.532 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.787      ; 1.325      ;
; -0.524 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.878      ; 1.424      ;
; -0.523 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.739      ; 1.321      ;
; -0.522 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.877      ; 1.425      ;
; -0.519 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.878      ; 1.429      ;
; -0.507 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.788      ; 1.351      ;
; -0.499 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.878      ; 1.449      ;
; -0.493 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.790      ; 1.367      ;
; -0.488 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.797      ; 1.379      ;
; -0.482 ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.884      ; 1.472      ;
; -0.480 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.790      ; 1.380      ;
; -0.478 ; Sdram_Top:Sdram_Top_inst|wr_en                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.875      ; 1.467      ;
; -0.478 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.651      ; 1.278      ;
; -0.475 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.788      ; 1.383      ;
; -0.474 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.876      ; 1.472      ;
; -0.462 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.790      ; 1.398      ;
; -0.453 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.894      ; 1.511      ;
; -0.451 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.790      ; 1.409      ;
; -0.447 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.893      ; 1.516      ;
; -0.444 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.878      ; 1.504      ;
; -0.444 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.789      ; 1.415      ;
; -0.428 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.877      ; 1.519      ;
; -0.402 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.790      ; 1.458      ;
; -0.360 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.878      ; 1.588      ;
; -0.308 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0.000        ; 1.790      ; 1.552      ;
; -0.226 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 1.738      ; 1.137      ;
; -0.106 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 1.651      ; 1.170      ;
; -0.044 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]    ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -0.500       ; 1.739      ; 1.320      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                   ; Launch Clock                                                       ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.033 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.314      ;
; -0.024 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.323      ;
; 0.045  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.392      ;
; 0.046  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.393      ;
; 0.079  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[2]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.426      ;
; 0.079  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[0]                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.426      ;
; 0.090  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.437      ;
; 0.092  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.447      ;
; 0.111  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[5]                                                                                                                                      ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]                                                                                                                                      ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.451      ;
; 0.137  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.492      ;
; 0.143  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.490      ;
; 0.168  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.491      ;
; 0.177  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.184  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.314      ;
; 0.185  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                                             ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                                             ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                                               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                                           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.316      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                                            ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                                        ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                                                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.111 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[1]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.433      ;
; 0.115 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[4]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.437      ;
; 0.185 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|uart_state                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s0_rs232_rx                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|s1_rs232_rx                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.316      ;
; 0.195 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[3]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.320      ;
; 0.204 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.240      ; 0.548      ;
; 0.206 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.216 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.337      ;
; 0.251 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[3]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.573      ;
; 0.253 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[6]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.575      ;
; 0.256 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp0_rs232_rx                                                                                                                                                               ; Uart_Byte_Rx:Uart_Byte_Rx_inst|tmp1_rs232_rx                                                                                                                                                               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.377      ;
; 0.256 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[0]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.578      ;
; 0.258 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[5]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.381      ;
; 0.261 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[5]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.583      ;
; 0.263 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[2]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.585      ;
; 0.268 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.589      ;
; 0.268 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[4]                                                                                                                                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.604      ;
; 0.273 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.394      ;
; 0.275 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.395      ;
; 0.275 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.607      ;
; 0.278 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.400      ;
; 0.279 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.401      ;
; 0.283 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.405      ;
; 0.284 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.406      ;
; 0.286 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.407      ;
; 0.286 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0]                              ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.409      ;
; 0.288 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.409      ;
; 0.293 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[5][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.415      ;
; 0.293 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[5]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[5]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[5]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][1]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[4][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.299 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[2][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[5]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.421      ;
; 0.299 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[7]                                                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.622      ;
; 0.300 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[7]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[7]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                                                                 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                                                                 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|bps_cnt[3]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.179 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.316      ;
; 0.194 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.206 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.252 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.372      ;
; 0.260 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.388      ;
; 0.268 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.272 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.393      ;
; 0.287 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.591      ;
; 0.289 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.593      ;
; 0.294 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.298 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.584      ;
; 0.300 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.437      ;
; 0.310 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.591      ;
; 0.310 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.438      ;
; 0.311 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.315 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.443      ;
; 0.317 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.445      ;
; 0.318 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.448      ;
; 0.322 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.450      ;
; 0.351 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.471      ;
; 0.355 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.475      ;
; 0.374 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.140     ; 0.318      ;
; 0.378 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.682      ;
; 0.387 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.515      ;
; 0.394 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.001      ; 0.499      ;
; 0.394 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.001      ; 0.499      ;
; 0.400 ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.520      ;
; 0.404 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.140     ; 0.348      ;
; 0.429 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.032      ; 0.545      ;
; 0.435 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.140     ; 0.379      ;
; 0.441 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.001      ; 0.546      ;
; 0.441 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.001      ; 0.546      ;
; 0.445 ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.565      ;
; 0.447 ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.155     ; 0.377      ;
; 0.448 ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.568      ;
; 0.450 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.140     ; 0.394      ;
; 0.451 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.755      ;
; 0.455 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; VGA_Drive:VGA_Drive_inst|hcnt[9]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.763      ;
; 0.460 ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.765      ;
; 0.461 ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.582      ;
; 0.465 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.585      ;
; 0.468 ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                         ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.598      ;
; 0.475 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.140     ; 0.419      ;
; 0.479 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.598      ;
; 0.480 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.599      ;
; 0.484 ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                          ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.603      ;
; 0.493 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.621      ;
; 0.493 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.621      ;
; 0.498 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.626      ;
; 0.498 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.626      ;
; 0.503 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.631      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 8.507 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.098     ; 1.384      ;
; 8.507 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.098     ; 1.384      ;
; 8.507 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.098     ; 1.384      ;
; 8.507 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.098     ; 1.384      ;
; 8.507 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.098     ; 1.384      ;
; 8.507 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.098     ; 1.384      ;
; 8.507 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.098     ; 1.384      ;
; 8.507 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.098     ; 1.384      ;
; 8.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.099     ; 1.365      ;
; 8.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.099     ; 1.365      ;
; 8.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.099     ; 1.365      ;
; 8.525 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.099     ; 1.365      ;
; 8.791 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.102     ; 1.096      ;
; 8.791 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.102     ; 1.096      ;
; 8.791 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.102     ; 1.096      ;
; 8.791 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.102     ; 1.096      ;
; 8.791 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.102     ; 1.096      ;
; 8.791 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.102     ; 1.096      ;
; 8.791 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.102     ; 1.096      ;
; 8.791 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.102     ; 1.096      ;
; 8.791 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.102     ; 1.096      ;
; 8.791 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.102     ; 1.096      ;
; 8.791 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.102     ; 1.096      ;
; 8.791 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.102     ; 1.096      ;
; 8.794 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.002       ; -0.103     ; 1.092      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.858 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|lcd_vsen ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.067      ; 1.032      ;
; 0.860 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.068      ; 1.035      ;
; 0.860 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.068      ; 1.035      ;
; 0.860 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.068      ; 1.035      ;
; 0.860 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.068      ; 1.035      ;
; 0.860 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.068      ; 1.035      ;
; 0.860 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.068      ; 1.035      ;
; 0.860 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.068      ; 1.035      ;
; 0.860 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.068      ; 1.035      ;
; 0.860 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.068      ; 1.035      ;
; 0.860 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.068      ; 1.035      ;
; 0.860 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.068      ; 1.035      ;
; 0.860 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|hcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.068      ; 1.035      ;
; 1.094 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[3]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.071      ; 1.272      ;
; 1.094 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[2]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.071      ; 1.272      ;
; 1.094 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[9]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.071      ; 1.272      ;
; 1.094 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[0]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.071      ; 1.272      ;
; 1.104 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[1]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.072      ; 1.283      ;
; 1.104 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[4]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.072      ; 1.283      ;
; 1.104 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[6]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.072      ; 1.283      ;
; 1.104 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[7]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.072      ; 1.283      ;
; 1.104 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[8]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.072      ; 1.283      ;
; 1.104 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[10] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.072      ; 1.283      ;
; 1.104 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[11] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.072      ; 1.283      ;
; 1.104 ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready ; VGA_Drive:VGA_Drive_inst|vcnt[5]  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.003        ; 0.072      ; 1.283      ;
+-------+------------------------------------------------------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]'                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.331 ; 0.331        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ;
; 0.333 ; 0.333        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ;
; 0.333 ; 0.333        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ;
; 0.334 ; 0.334        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_903|datac                ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_892|datac                ;
; 0.336 ; 0.336        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_936|datac                ;
; 0.336 ; 0.336        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_914|datac                ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_925|datad                ;
; 0.345 ; 0.345        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ;
; 0.383 ; 0.383        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.383 ; 0.383        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|dataa                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|break_cnt[0]|q                            ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|dataa                        ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0|combout                      ;
; 0.614 ; 0.614        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|inclk[0]              ;
; 0.614 ; 0.614        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl|outclk                ;
; 0.651 ; 0.651        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_925 ;
; 0.655 ; 0.655        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00011_925|datad                ;
; 0.659 ; 0.659        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00001_936|datac                ;
; 0.659 ; 0.659        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00100_914|datac                ;
; 0.661 ; 0.661        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00110_903|datac                ;
; 0.661 ; 0.661        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Read_inst|next_state.00111_892|datac                ;
; 0.662 ; 0.662        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_936 ;
; 0.662 ; 0.662        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_914 ;
; 0.664 ; 0.664        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_903 ;
; 0.664 ; 0.664        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_892 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]'                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 0.369 ; 0.369        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ;
; 0.369 ; 0.369        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ;
; 0.369 ; 0.369        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_952|datac                 ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_941|datac                 ;
; 0.372 ; 0.372        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_919|datac                 ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_930|datad                 ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_908|datad                 ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|datad                         ;
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]|q                             ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|combout                       ;
; 0.540 ; 0.540        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0|datad                         ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|inclk[0]               ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl|outclk                 ;
; 0.613 ; 0.613        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_930 ;
; 0.613 ; 0.613        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_908 ;
; 0.617 ; 0.617        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00100_930|datad                 ;
; 0.617 ; 0.617        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00111_908|datad                 ;
; 0.624 ; 0.624        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00001_952|datac                 ;
; 0.624 ; 0.624        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00010_941|datac                 ;
; 0.624 ; 0.624        ; 0.000          ; High Pulse Width ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Rise       ; Sdram_Top_inst|Sdram_Write_inst|next_state.00101_919|datac                 ;
; 0.627 ; 0.627        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_952 ;
; 0.627 ; 0.627        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_941 ;
; 0.627 ; 0.627        ; 0.000          ; Low Pulse Width  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Fall       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_919 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg       ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]                          ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[8]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[9]                           ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                                            ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                                          ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                                          ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                                          ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                                          ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                                          ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                                          ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                                          ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                                          ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]                                                                                                                                        ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[1]                                                                                                                                            ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[2]                                                                                                                                            ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[5]                                                                                                                                            ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[6]                                                                                                                                            ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_cmd[1]                                                                                                                                             ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[0]                                                                                                                                      ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[1]                                                                                                                                      ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                                          ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                                        ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                                        ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                                        ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                                        ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[10]                                                                                                                                         ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[3]                                                                                                                                          ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[4]                                                                                                                                          ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[5]                                                                                                                                          ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[6]                                                                                                                                          ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]                                                                                                                                          ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                                        ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                                        ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                                        ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                                        ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[0]                                                                                                                                      ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[3]                                                                                                                                      ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[4]                                                                                                                                      ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[6]                                                                                                                                      ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[7]                                                                                                                                      ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]                                                                                                                                      ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]                                                                                                                                      ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[0]                                                                                                                                          ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[1]                                                                                                                                          ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[1]                                                                                                                                           ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[0]                                                                                                                                            ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[10]                                                                                                                                           ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_addr[3]                                                                                                                                            ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[0]                                                                                                                                      ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[1]                                                                                                                                      ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[3]                                                                                                                                      ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; 4.777 ; 4.961        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; 4.777 ; 4.961        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; 4.777 ; 4.961        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; 4.777 ; 4.961        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;
; 4.777 ; 4.961        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;
; 4.795 ; 5.025        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ;
; 4.795 ; 5.025        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[10]                          ;
; 4.795 ; 5.025        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[11]                          ;
; 4.795 ; 5.025        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[12]                          ;
; 4.795 ; 5.025        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[13]                          ;
; 4.795 ; 5.025        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[14]                          ;
; 4.795 ; 5.025        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[15]                          ;
; 4.795 ; 5.025        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ;
; 4.795 ; 5.025        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ;
; 4.795 ; 5.025        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ;
; 4.795 ; 5.025        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ;
; 4.795 ; 5.025        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ;
; 4.795 ; 5.025        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ;
; 4.795 ; 5.025        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ;
; 4.795 ; 5.025        ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[8]                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0  ;
; 9.733 ; 9.963        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_we_reg        ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_datain_reg0   ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                     ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                        ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                 ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                 ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                     ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                     ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                     ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                     ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]               ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]               ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7]                              ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                 ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                         ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4]                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5]                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7]                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1]                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2]                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                 ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                 ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                 ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[0]                                                                                                                                                                ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[1]                                                                                                                                                                ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|START_BIT[2]                                                                                                                                                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[0]                                                                                                                                                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[1]                                                                                                                                                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[2]                                                                                                                                                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[3]                                                                                                                                                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[4]                                                                                                                                                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[5]                                                                                                                                                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[6]                                                                                                                                                                ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|data_byte[7]                                                                                                                                                                ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[0]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[10]                                                                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[11]                                                                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[12]                                                                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[13]                                                                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[14]                                                                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[15]                                                                                                                                                                 ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[1]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[2]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[3]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[4]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[5]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[6]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[7]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[8]                                                                                                                                                                  ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|div_cnt[9]                                                                                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][0]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][1]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[0][2]                                                                                                                                                           ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][0]                                                                                                                                                           ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][1]                                                                                                                                                           ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[1][2]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][0]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][1]                                                                                                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[3][2]                                                                                                                                                           ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][0]                                                                                                                                                           ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][1]                                                                                                                                                           ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[6][2]                                                                                                                                                           ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][0]                                                                                                                                                           ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][1]                                                                                                                                                           ;
; 9.796 ; 10.012       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Uart_Byte_Rx:Uart_Byte_Rx_inst|r_data_byte[7][2]                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;
; 19.774 ; 19.958       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;
; 19.784 ; 19.968       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                    ;
; 19.784 ; 19.968       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                    ;
; 19.784 ; 19.968       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                    ;
; 19.784 ; 19.968       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                    ;
; 19.784 ; 19.968       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                    ;
; 19.784 ; 19.968       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                    ;
; 19.784 ; 19.968       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ;
; 19.784 ; 19.968       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[0]                           ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[1]                           ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[2]                           ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[3]                           ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[4]                           ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[5]                           ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[6]                           ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|q_b[7]                           ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                          ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                    ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                    ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                       ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]               ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_24M'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 20.427 ; 20.427       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.427 ; 20.427       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.427 ; 20.427       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.427 ; 20.427       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.453 ; 20.453       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 20.455 ; 20.455       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.833 ; 20.833       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 20.833 ; 20.833       ; 0.000          ; Low Pulse Width  ; clk_24M ; Rise       ; clk_24M~input|i                                                    ;
; 21.211 ; 21.211       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 21.213 ; 21.213       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; clk_24M~input|o                                                    ;
; 21.238 ; 21.238       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 21.238 ; 21.238       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 21.238 ; 21.238       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 21.238 ; 21.238       ; 0.000          ; High Pulse Width ; clk_24M ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 37.666 ; 41.666       ; 4.000          ; Port Rate        ; clk_24M ; Rise       ; clk_24M                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rst_n          ; clk_24M    ; 3.001 ; 3.310 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; 2.265 ; 2.918 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 2.239 ; 2.851 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 2.245 ; 2.859 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 2.265 ; 2.894 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 2.181 ; 2.807 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 2.265 ; 2.918 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 2.166 ; 2.789 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 2.211 ; 2.836 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 2.100 ; 2.726 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx       ; clk_24M    ; 2.487 ; 3.127 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; rst_n          ; clk_24M    ; -0.896 ; -1.206 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; -1.737 ; -2.353 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; -1.869 ; -2.473 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; -1.875 ; -2.481 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; -1.894 ; -2.514 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; -1.815 ; -2.430 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; -1.896 ; -2.537 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; -1.801 ; -2.413 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; -1.844 ; -2.458 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; -1.737 ; -2.353 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx       ; clk_24M    ; -2.117 ; -2.739 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_addr[*]   ; clk_24M    ; 3.194 ; 3.329 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 2.330 ; 2.426 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 2.674 ; 2.807 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 2.449 ; 2.557 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 2.669 ; 2.787 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 2.546 ; 2.657 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 2.619 ; 2.732 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 2.515 ; 2.614 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 2.367 ; 2.454 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 2.367 ; 2.456 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 3.194 ; 3.329 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 2.785 ; 2.913 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 2.394 ; 2.490 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 2.889 ; 2.750 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 1.509 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 3.768 ; 3.964 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.900 ; 3.035 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 3.187 ; 3.342 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 3.188 ; 3.346 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 2.701 ; 2.815 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 3.479 ; 3.651 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 3.337 ; 3.502 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 3.314 ; 3.505 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 3.200 ; 3.353 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 3.350 ; 3.526 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.783 ; 2.911 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.768 ; 3.964 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 2.869 ; 2.991 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 2.845 ; 2.996 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 3.245 ; 3.468 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 3.078 ; 3.274 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 3.125 ; 3.302 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 3.690 ; 3.503 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 3.271 ; 3.101 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 1.556 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 4.495 ; 4.303 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 6.043 ; 6.270 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 5.028 ; 5.149 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 5.667 ; 5.867 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 5.033 ; 5.156 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 5.666 ; 5.865 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 5.122 ; 5.254 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 5.353 ; 5.570 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 5.732 ; 6.000 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 5.851 ; 6.092 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 6.043 ; 6.270 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 5.481 ; 5.683 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 5.492 ; 5.672 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 4.973 ; 5.108 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 5.178 ; 5.332 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 5.014 ; 5.148 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 5.747 ; 5.907 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 5.389 ; 5.582 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;       ; 1.522 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 4.422 ; 4.274 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 3.857 ; 3.938 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 1.568 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_addr[*]   ; clk_24M    ; 2.058 ; 2.150 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 2.058 ; 2.150 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 2.388 ; 2.516 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 2.172 ; 2.276 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 2.384 ; 2.497 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 2.266 ; 2.372 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 2.336 ; 2.444 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 2.236 ; 2.331 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 2.093 ; 2.177 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 2.094 ; 2.179 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 2.925 ; 3.057 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 2.494 ; 2.618 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 2.119 ; 2.212 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 2.595 ; 2.461 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 1.276 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 2.424 ; 2.534 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.616 ; 2.746 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 2.892 ; 3.041 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 2.892 ; 3.044 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 2.424 ; 2.534 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 3.171 ; 3.336 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 3.034 ; 3.193 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 3.013 ; 3.196 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.903 ; 3.050 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 3.048 ; 3.217 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.504 ; 2.627 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.486 ; 3.678 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 2.586 ; 2.704 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 2.565 ; 2.711 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 2.949 ; 3.165 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 2.789 ; 2.978 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 2.834 ; 3.005 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 3.403 ; 3.221 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 2.961 ; 2.798 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 1.321 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 2.992 ; 2.892 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 2.832 ; 2.992 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 3.160 ; 3.274 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 3.592 ; 3.837 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 3.166 ; 3.281 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 3.590 ; 3.835 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 3.251 ; 3.375 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 3.198 ; 3.442 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 3.560 ; 3.845 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 3.661 ; 3.922 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 3.895 ; 4.150 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 3.317 ; 3.538 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 3.314 ; 3.516 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 2.832 ; 2.992 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 3.024 ; 3.202 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 2.851 ; 3.009 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 3.613 ; 3.798 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 3.228 ; 3.444 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;       ; 1.289 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 3.634 ; 3.527 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 2.579 ; 2.742 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 1.333 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 3.011 ; 2.998 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 3.020 ; 3.007 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 3.012 ; 2.999 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 3.012 ; 2.999 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 3.143 ; 3.129 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 3.143 ; 3.129 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 3.143 ; 3.129 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 3.152 ; 3.138 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 3.152 ; 3.138 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 3.011 ; 2.998 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 3.011 ; 2.998 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.952 ; 3.987 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 3.039 ; 3.026 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 3.094 ; 3.093 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 3.094 ; 3.093 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 3.094 ; 3.093 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 3.103 ; 3.102 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 2.718 ; 2.705 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.727 ; 2.714 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 2.719 ; 2.706 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 2.719 ; 2.706 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 2.838 ; 2.824 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 2.838 ; 2.824 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 2.838 ; 2.824 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 2.846 ; 2.832 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.846 ; 2.832 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.718 ; 2.705 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.718 ; 2.705 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.660 ; 3.695 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 2.745 ; 2.732 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 2.800 ; 2.799 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 2.800 ; 2.799 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 2.800 ; 2.799 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 2.809 ; 2.808 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 3.151     ; 3.164     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 3.168     ; 3.181     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 3.162     ; 3.175     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 3.162     ; 3.175     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 3.292     ; 3.306     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 3.292     ; 3.306     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 3.292     ; 3.306     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 3.302     ; 3.316     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 3.302     ; 3.316     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 3.151     ; 3.164     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 3.151     ; 3.164     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 4.153     ; 4.118     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 3.199     ; 3.212     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 3.266     ; 3.267     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 3.266     ; 3.267     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 3.266     ; 3.267     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 3.275     ; 3.276     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; clk_24M    ; 2.853     ; 2.866     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.869     ; 2.882     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 2.862     ; 2.875     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 2.862     ; 2.875     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 2.981     ; 2.995     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 2.981     ; 2.995     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 2.981     ; 2.995     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 2.990     ; 3.004     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.990     ; 3.004     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 2.853     ; 2.866     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.853     ; 2.866     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.854     ; 3.819     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 2.899     ; 2.912     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 2.966     ; 2.967     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 2.966     ; 2.967     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 2.966     ; 2.967     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 2.974     ; 2.975     ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.138 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                        ; Synchronization Node                                                                                                                                                                                      ; Typical MTBF (Years)   ; Included in Design MTBF ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]         ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.138                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;                        ;              ;                  ; 9.213        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;                        ;              ;                  ; 7.925        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.204                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 9.251        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 7.953        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.207                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 9.503        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 7.704        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.229                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 9.312        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 7.917        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.253                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 9.301        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 7.952        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.256                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 9.566        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 7.690        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.280                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 9.375        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 7.905        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.281                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 9.367        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 7.914        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.287                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 9.377        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 7.910        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.329                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 9.221        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 8.108        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.334                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 9.300        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 8.034        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.376                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 9.368        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 8.008        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.389                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 9.311        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 8.078        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.413                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 9.485        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 7.928        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.441                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 9.375        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 8.066        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.499                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 9.415        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 8.084        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.521                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 9.247        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 8.274        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 17.612                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                   ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 9.365        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 8.247        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.726                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 9.311        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 8.415        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 17.778                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                  ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 9.377        ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 8.401        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 36.861                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 19.410       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 17.451       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.080                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 19.295       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 17.785       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.321                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 19.433       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 17.888       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.357                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 19.574       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 17.783       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.358                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 19.500       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 17.858       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.375                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 19.434       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 17.941       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.462                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[9]  ;                        ;              ;                  ; 19.422       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[9] ;                        ;              ;                  ; 18.040       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.511                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 19.498       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 18.013       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.693                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 19.414       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 18.279       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                ; 37.777                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                   ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                   ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                   ;                        ; 19.999       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 19.576       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_e7d:ws_dgrp|dffpipe_d09:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 18.201       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.521                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 39.235       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 38.286       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.584                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 39.306       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 38.278       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.658                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 39.569       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 38.089       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.664                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 39.503       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 38.161       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.698                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[9] ;                        ;              ;                  ; 39.407       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[9] ;                        ;              ;                  ; 38.291       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.712                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 39.566       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 38.146       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.850                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 39.578       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 38.272       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.887                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 39.512       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 38.375       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 77.958                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 39.509       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 38.449       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                               ; 78.015                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                  ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                  ;                        ; 9.999        ; 100.01 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                  ;                        ; 39.999       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 39.578       ;
;  Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_d7d:rs_dgwp|dffpipe_c09:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 38.437       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                 ;
+---------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                               ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                    ; -5.696   ; -2.468  ; 6.593    ; 0.858   ; 0.162               ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -5.696   ; -0.311  ; N/A      ; N/A     ; 4.664               ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 13.483   ; 0.111   ; N/A      ; N/A     ; 9.677               ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 31.657   ; 0.179   ; 6.593    ; 0.858   ; 19.671              ;
;  Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -1.454   ; -2.468  ; N/A      ; N/A     ; 0.162               ;
;  Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -3.282   ; -1.303  ; N/A      ; N/A     ; 0.204               ;
;  clk_24M                                                            ; N/A      ; N/A     ; N/A      ; N/A     ; 20.427              ;
; Design-wide TNS                                                     ; -350.779 ; -14.168 ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; -334.386 ; -0.532  ; N/A      ; N/A     ; 0.000               ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 0.000    ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; -6.561   ; -8.774  ; N/A      ; N/A     ; 0.000               ;
;  Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; -11.939  ; -5.200  ; N/A      ; N/A     ; 0.000               ;
;  clk_24M                                                            ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+
; rst_n          ; clk_24M    ; 6.442 ; 6.545 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; 4.642 ; 4.891 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; 4.578 ; 4.775 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; 4.587 ; 4.790 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; 4.642 ; 4.873 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; 4.423 ; 4.668 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; 4.581 ; 4.891 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; 4.382 ; 4.630 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; 4.464 ; 4.713 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; 4.178 ; 4.487 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx       ; clk_24M    ; 5.147 ; 5.390 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+
; rst_n          ; clk_24M    ; -0.896 ; -1.206 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]  ; clk_24M    ; -1.737 ; -2.353 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0] ; clk_24M    ; -1.869 ; -2.473 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1] ; clk_24M    ; -1.875 ; -2.481 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2] ; clk_24M    ; -1.894 ; -2.514 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3] ; clk_24M    ; -1.815 ; -2.430 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4] ; clk_24M    ; -1.896 ; -2.537 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5] ; clk_24M    ; -1.801 ; -2.413 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6] ; clk_24M    ; -1.844 ; -2.458 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7] ; clk_24M    ; -1.737 ; -2.353 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rs232_rx       ; clk_24M    ; -2.117 ; -2.739 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+
; sdram_addr[*]   ; clk_24M    ; 6.454  ; 6.459  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 5.124  ; 5.059  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 5.952  ; 5.804  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 5.430  ; 5.324  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 5.973  ; 5.762  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 5.809  ; 5.582  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 5.881  ; 5.679  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 5.600  ; 5.434  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 5.265  ; 5.135  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 5.271  ; 5.144  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 6.454  ; 6.459  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 6.271  ; 6.000  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 5.341  ; 5.210  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 5.997  ; 6.225  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;        ; 3.262  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 7.840  ; 7.687  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 6.455  ; 6.299  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 7.121  ; 6.855  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 7.129  ; 6.861  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 5.922  ; 5.836  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 7.840  ; 7.467  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 7.508  ; 7.158  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 7.359  ; 7.188  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 7.156  ; 6.871  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 7.530  ; 7.204  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 6.151  ; 6.055  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 7.694  ; 7.687  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 6.389  ; 6.203  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 6.301  ; 6.195  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 7.120  ; 7.046  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 6.751  ; 6.699  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 6.966  ; 6.717  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 7.160  ; 7.167  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 6.711  ; 7.008  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 3.152  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 9.614  ; 9.936  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 13.411 ; 12.981 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 11.410 ; 11.077 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 13.017 ; 12.499 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 11.425 ; 11.090 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 13.015 ; 12.497 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 11.699 ; 11.304 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 12.256 ; 11.979 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 13.072 ; 12.758 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 13.411 ; 12.905 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 13.152 ; 12.981 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 12.533 ; 12.194 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 12.585 ; 12.134 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 11.354 ; 11.061 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 11.926 ; 11.496 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 11.470 ; 11.171 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 12.436 ; 12.260 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 12.383 ; 11.940 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;        ; 3.281  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 8.987  ; 8.992  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 8.813  ; 8.670  ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 3.173  ;        ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_addr[*]   ; clk_24M    ; 2.058 ; 2.150 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; clk_24M    ; 2.058 ; 2.150 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; clk_24M    ; 2.388 ; 2.516 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; clk_24M    ; 2.172 ; 2.276 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; clk_24M    ; 2.384 ; 2.497 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; clk_24M    ; 2.266 ; 2.372 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; clk_24M    ; 2.336 ; 2.444 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; clk_24M    ; 2.236 ; 2.331 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; clk_24M    ; 2.093 ; 2.177 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; clk_24M    ; 2.094 ; 2.179 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; clk_24M    ; 2.925 ; 3.057 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; clk_24M    ; 2.494 ; 2.618 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; clk_24M    ; 2.119 ; 2.212 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; clk_24M    ; 2.595 ; 2.461 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ;       ; 1.276 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; clk_24M    ; 2.424 ; 2.534 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; clk_24M    ; 2.616 ; 2.746 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; clk_24M    ; 2.892 ; 3.041 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; clk_24M    ; 2.892 ; 3.044 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; clk_24M    ; 2.424 ; 2.534 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; clk_24M    ; 3.171 ; 3.336 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; clk_24M    ; 3.034 ; 3.193 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; clk_24M    ; 3.013 ; 3.196 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; clk_24M    ; 2.903 ; 3.050 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; clk_24M    ; 3.048 ; 3.217 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; clk_24M    ; 2.504 ; 2.627 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; clk_24M    ; 3.486 ; 3.678 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; clk_24M    ; 2.586 ; 2.704 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; clk_24M    ; 2.565 ; 2.711 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; clk_24M    ; 2.949 ; 3.165 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; clk_24M    ; 2.789 ; 2.978 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; clk_24M    ; 2.834 ; 3.005 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; clk_24M    ; 3.403 ; 3.221 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; clk_24M    ; 2.961 ; 2.798 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; clk_24M    ; 1.321 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_blank       ; clk_24M    ; 2.992 ; 2.892 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]     ; clk_24M    ; 2.832 ; 2.992 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]    ; clk_24M    ; 3.160 ; 3.274 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]    ; clk_24M    ; 3.592 ; 3.837 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]    ; clk_24M    ; 3.166 ; 3.281 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]    ; clk_24M    ; 3.590 ; 3.835 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]    ; clk_24M    ; 3.251 ; 3.375 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]    ; clk_24M    ; 3.198 ; 3.442 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]    ; clk_24M    ; 3.560 ; 3.845 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]    ; clk_24M    ; 3.661 ; 3.922 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]    ; clk_24M    ; 3.895 ; 4.150 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]    ; clk_24M    ; 3.317 ; 3.538 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]   ; clk_24M    ; 3.314 ; 3.516 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]   ; clk_24M    ; 2.832 ; 2.992 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]   ; clk_24M    ; 3.024 ; 3.202 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]   ; clk_24M    ; 2.851 ; 3.009 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]   ; clk_24M    ; 3.613 ; 3.798 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]   ; clk_24M    ; 3.228 ; 3.444 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ;       ; 1.289 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs          ; clk_24M    ; 3.634 ; 3.527 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs          ; clk_24M    ; 2.579 ; 2.742 ; Rise       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_dclk        ; clk_24M    ; 1.333 ;       ; Fall       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_bank[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_bank[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_blank      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_dclk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_data[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_24M                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rs232_rx                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blank      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_dclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; lcd_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; lcd_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blank      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; lcd_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; lcd_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_bank[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; lcd_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_blank      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; lcd_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; lcd_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                     ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 5913     ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 46       ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 10       ; 0        ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4        ; 48       ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 7        ; 55       ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 10       ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 2016     ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 10       ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 2557     ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0        ; 0        ; 54       ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0        ; 0        ; 3        ; 3        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0        ; 0        ; 61       ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0        ; 0        ; 3        ; 3        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 5913     ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 46       ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 10       ; 0        ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 4        ; 48       ; 0        ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 7        ; 55       ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 10       ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]           ; 2016     ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 10       ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]           ; 2557     ; 0        ; 0        ; 0        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0        ; 0        ; 54       ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 0        ; 0        ; 3        ; 3        ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0        ; 0        ; 61       ; 0        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 0        ; 0        ; 3        ; 3        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 25       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 324   ; 324  ;
; Unconstrained Output Ports      ; 52    ; 52   ;
; Unconstrained Output Port Paths ; 469   ; 469  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Thu May 03 20:36:08 2018
Info: Command: quartus_sta Uart_Pic_Sdram_VGA -c Uart_Pic_Sdram_VGA
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_rof1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_d09:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_c09:dffpipe5|dffe6a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Uart_Pic_Sdram_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 41.666 -waveform {0.000 20.833} -name clk_24M clk_24M
    Info (332110): create_generated_clock -source {Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 6 -multiply_by 25 -duty_cycle 50.00 -name {Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]} {Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name {Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]} {Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {Clk_Pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name {Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]} {Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]
    Info (332105): create_clock -period 1.000 -name Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.696
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.696      -334.386 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.097       -11.111 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -1.189        -5.282 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    13.483         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    31.657         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -2.468
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.468        -8.774 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -1.303        -5.200 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -0.194        -0.194 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.346         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.436         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 6.593
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.593         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.937
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.937         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):     0.366         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):     4.697         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.700         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.693         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    20.767         0.000 clk_24M 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 13.417 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.055
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.055      -290.674 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.282       -11.939 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -1.454        -6.561 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    13.821         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    32.169         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -2.023
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.023        -7.441 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -1.038        -4.166 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -0.311        -0.532 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.336         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.384         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 6.823
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.823         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.764
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.764         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.162
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.162         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):     0.204         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):     4.664         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.677         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.671         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    20.776         0.000 clk_24M 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 13.835 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.756
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.756      -166.191 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.189        -3.911 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -0.458        -1.494 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    17.095         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    36.368         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423        -5.488 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):    -0.925        -3.577 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):    -0.033        -0.033 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.111         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.179         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 8.507
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.507         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.858
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.858         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.331
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.331         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0] 
    Info (332119):     0.369         0.000 Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] 
    Info (332119):     4.735         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.733         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.737         0.000 Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    20.427         0.000 clk_24M 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.138 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 566 megabytes
    Info: Processing ended: Thu May 03 20:36:11 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


