/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az442-456
+ date
Wed Jun 14 00:40:15 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1686703215
+ CACTUS_STARTTIME=1686703215
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Jun 14 2023 (00:33:25)
Run date:          Jun 14 2023 (00:40:16+0000)
Run host:          fv-az442-456 (pid=100750)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az442-456
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110608KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=72116d51-4149-9045-b409-75890e7276fa, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=5.15.0-1038-azure, OSVersion="#45-Ubuntu SMP Mon Apr 24 15:40:42 UTC 2023", HostName=fv-az442-456, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110608KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8272CL CPU @ 2.60GHz", CPUStepping=7)
    L3Cache L#0: (P#0, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#0, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00134321 sec
      iterations=10000000... time=0.013466 sec
      iterations=100000000... time=0.134069 sec
      iterations=800000000... time=1.07214 sec
      iterations=800000000... time=1.07222 sec
      result: -19728.7 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00300223 sec
      iterations=10000000... time=0.029878 sec
      iterations=100000000... time=0.299411 sec
      iterations=400000000... time=1.19655 sec
      result: 10.6974 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00185962 sec
      iterations=10000000... time=0.0184329 sec
      iterations=100000000... time=0.184096 sec
      iterations=600000000... time=1.10533 sec
      result: 8.68516 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000134901 sec
      iterations=10000... time=0.00134071 sec
      iterations=100000... time=0.0134129 sec
      iterations=1000000... time=0.13397 sec
      iterations=8000000... time=1.07227 sec
      result: 1.34033 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000522704 sec
      iterations=10000... time=0.00512274 sec
      iterations=100000... time=0.0507876 sec
      iterations=1000000... time=0.507603 sec
      iterations=2000000... time=1.01589 sec
      result: 5.07947 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.4e-06 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=3.1001e-05 sec
      iterations=1000... time=0.000310202 sec
      iterations=10000... time=0.00311623 sec
      iterations=100000... time=0.0310484 sec
      iterations=1000000... time=0.310365 sec
      iterations=4000000... time=1.24184 sec
      result: 79.1598 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.01e-05 sec
      iterations=10... time=0.000156301 sec
      iterations=100... time=0.00157141 sec
      iterations=1000... time=0.0156028 sec
      iterations=10000... time=0.156153 sec
      iterations=70000... time=1.0917 sec
      result: 50.4262 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.9e-06 sec
      iterations=10000... time=2.6901e-05 sec
      iterations=100000... time=0.000275402 sec
      iterations=1000000... time=0.00267842 sec
      iterations=10000000... time=0.0267941 sec
      iterations=100000000... time=0.268523 sec
      iterations=400000000... time=1.07216 sec
      result: 0.33505 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=2.4501e-05 sec
      iterations=10000... time=0.000144501 sec
      iterations=100000... time=0.00141621 sec
      iterations=1000000... time=0.0141254 sec
      iterations=10000000... time=0.141644 sec
      iterations=80000000... time=1.13059 sec
      result: 1.76655 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=5.1e-06 sec
      iterations=100... time=1.51e-05 sec
      iterations=1000... time=0.000149801 sec
      iterations=10000... time=0.00150771 sec
      iterations=100000... time=0.0150165 sec
      iterations=1000000... time=0.149987 sec
      iterations=7000000... time=1.04907 sec
      result: 163.985 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=1.96e-05 sec
      iterations=10... time=0.000199802 sec
      iterations=100... time=0.00200402 sec
      iterations=1000... time=0.0195716 sec
      iterations=10000... time=0.178881 sec
      iterations=60000... time=0.877895 sec
      iterations=120000... time=1.7212 sec
      result: 54.8291 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.96e-05 sec
      iterations=10... time=0.000265203 sec
      iterations=100... time=0.00264132 sec
      iterations=1000... time=0.0260517 sec
      iterations=10000... time=0.247129 sec
      iterations=40000... time=0.999449 sec
      iterations=80000... time=1.98583 sec
      result: 0.0696131 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000211702 sec
      iterations=10... time=0.00200562 sec
      iterations=100... time=0.0199936 sec
      iterations=1000... time=0.197905 sec
      iterations=6000... time=1.19289 sec
      result: 0.254774 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00551805 sec
      iterations=10... time=0.0559744 sec
      iterations=100... time=0.560248 sec
      iterations=200... time=1.10366 sec
      result: 0.321033 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00144321 sec
      iterations=10000000... time=0.0135826 sec
      iterations=100000000... time=0.134876 sec
      iterations=800000000... time=1.07872 sec
      iterations=800000000... time=1.08206 sec
      result: -478.794 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00303823 sec
      iterations=10000000... time=0.0300446 sec
      iterations=100000000... time=0.30349 sec
      iterations=400000000... time=1.20053 sec
      result: 10.662 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00185652 sec
      iterations=10000000... time=0.0185585 sec
      iterations=100000000... time=0.185118 sec
      iterations=600000000... time=1.11099 sec
      result: 8.64096 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000134501 sec
      iterations=10000... time=0.00134521 sec
      iterations=100000... time=0.0135337 sec
      iterations=1000000... time=0.134615 sec
      iterations=8000000... time=1.07711 sec
      result: 1.34639 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000552755 sec
      iterations=10000... time=0.00550745 sec
      iterations=100000... time=0.05493 sec
      iterations=1000000... time=0.548414 sec
      iterations=2000000... time=1.10472 sec
      result: 5.52362 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=3.45e-06 sec
      iterations=100... time=3.3501e-05 sec
      iterations=1000... time=0.000333703 sec
      iterations=10000... time=0.00329833 sec
      iterations=100000... time=0.0312454 sec
      iterations=1000000... time=0.312379 sec
      iterations=4000000... time=1.25781 sec
      result: 78.155 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=1.815e-05 sec
      iterations=10... time=0.000158951 sec
      iterations=100... time=0.00163036 sec
      iterations=1000... time=0.0158971 sec
      iterations=10000... time=0.158648 sec
      iterations=70000... time=1.11411 sec
      result: 49.412 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.15e-06 sec
      iterations=10000... time=2.965e-05 sec
      iterations=100000... time=0.000289553 sec
      iterations=1000000... time=0.00288557 sec
      iterations=10000000... time=0.0269228 sec
      iterations=100000000... time=0.269712 sec
      iterations=400000000... time=1.0781 sec
      result: 0.336906 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=3.39e-05 sec
      iterations=10000... time=0.000146101 sec
      iterations=100000... time=0.00147916 sec
      iterations=1000000... time=0.0141949 sec
      iterations=10000000... time=0.142227 sec
      iterations=80000000... time=1.14109 sec
      result: 1.78295 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=4.15e-06 sec
      iterations=100... time=1.635e-05 sec
      iterations=1000... time=0.000154302 sec
      iterations=10000... time=0.00158946 sec
      iterations=100000... time=0.0154725 sec
      iterations=1000000... time=0.155217 sec
      iterations=7000000... time=1.09304 sec
      result: 157.389 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.7e-05 sec
      iterations=10... time=0.000271452 sec
      iterations=100... time=0.00268957 sec
      iterations=1000... time=0.023328 sec
      iterations=10000... time=0.157362 sec
      iterations=70000... time=0.995158 sec
      iterations=140000... time=2.02853 sec
      result: 54.276 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=3e-06 sec
      iterations=10... time=2.99505e-05 sec
      iterations=100... time=0.000307903 sec
      iterations=1000... time=0.00305223 sec
      iterations=10000... time=0.0305986 sec
      iterations=100000... time=0.312292 sec
      iterations=400000... time=1.28222 sec
      result: 0.227419 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=3.145e-05 sec
      iterations=10... time=0.000310003 sec
      iterations=100... time=0.00310718 sec
      iterations=1000... time=0.0309704 sec
      iterations=10000... time=0.320347 sec
      iterations=30000... time=0.940803 sec
      iterations=60000... time=1.86837 sec
      result: 0.783217 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00135891 sec
      iterations=10... time=0.0132692 sec
      iterations=100... time=0.138549 sec
      iterations=800... time=1.10507 sec
      result: 1.28249 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Jun 14 00:41:10 UTC 2023
+ echo Done.
Done.
  Elapsed time: 55.2 s
