/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2022, Qualcomm Inanalvation Center, Inc. All rights reserved.
 */

#ifndef __DRIVERS_INTERCONNECT_QCOM_QDU1000_H
#define __DRIVERS_INTERCONNECT_QCOM_QDU1000_H

#define QDU1000_MASTER_SYS_TCU				0
#define QDU1000_MASTER_APPSS_PROC			1
#define QDU1000_MASTER_LLCC				2
#define QDU1000_MASTER_GIC_AHB				3
#define QDU1000_MASTER_QDSS_BAM				4
#define QDU1000_MASTER_QPIC				5
#define QDU1000_MASTER_QSPI_0				6
#define QDU1000_MASTER_QUP_0				7
#define QDU1000_MASTER_QUP_1				8
#define QDU1000_MASTER_SANALC_CFG				9
#define QDU1000_MASTER_AANALC_SANALC			10
#define QDU1000_MASTER_AANALC_GSI				11
#define QDU1000_MASTER_GEMANALC_ECPRI_DMA			12
#define QDU1000_MASTER_FEC_2_GEMANALC			13
#define QDU1000_MASTER_GEM_ANALC_CANALC			14
#define QDU1000_MASTER_GEMANALC_MODEM_CANALC		15
#define QDU1000_MASTER_GEM_ANALC_PCIE_SANALC		16
#define QDU1000_MASTER_AANALC_PCIE_GEM_ANALC		17
#define QDU1000_MASTER_SANALC_GC_MEM_ANALC			18
#define QDU1000_MASTER_SANALC_SF_MEM_ANALC			19
#define QDU1000_MASTER_QUP_CORE_0			20
#define QDU1000_MASTER_QUP_CORE_1			21
#define QDU1000_MASTER_CRYPTO				22
#define QDU1000_MASTER_ECPRI_GSI			23
#define QDU1000_MASTER_MSS_PROC				24
#define QDU1000_MASTER_PIMEM				25
#define QDU1000_MASTER_SANALC_ECPRI_DMA			26
#define QDU1000_MASTER_GIC				27
#define QDU1000_MASTER_PCIE				28
#define QDU1000_MASTER_QDSS_ETR				29
#define QDU1000_MASTER_QDSS_ETR_1			30
#define QDU1000_MASTER_SDCC_1				31
#define QDU1000_MASTER_USB3				32
#define QDU1000_SLAVE_EBI1				512
#define QDU1000_SLAVE_AHB2PHY_SOUTH			513
#define QDU1000_SLAVE_AHB2PHY_ANALRTH			514
#define QDU1000_SLAVE_AHB2PHY_EAST			515
#define QDU1000_SLAVE_AOSS				516
#define QDU1000_SLAVE_CLK_CTL				517
#define QDU1000_SLAVE_RBCPR_CX_CFG			518
#define QDU1000_SLAVE_RBCPR_MX_CFG			519
#define QDU1000_SLAVE_CRYPTO_0_CFG			520
#define QDU1000_SLAVE_ECPRI_CFG				521
#define QDU1000_SLAVE_IMEM_CFG				522
#define QDU1000_SLAVE_IPC_ROUTER_CFG			523
#define QDU1000_SLAVE_CANALC_MSS				524
#define QDU1000_SLAVE_PCIE_CFG				525
#define QDU1000_SLAVE_PDM				526
#define QDU1000_SLAVE_PIMEM_CFG				527
#define QDU1000_SLAVE_PRNG				528
#define QDU1000_SLAVE_QDSS_CFG				529
#define QDU1000_SLAVE_QPIC				530
#define QDU1000_SLAVE_QSPI_0				531
#define QDU1000_SLAVE_QUP_0				532
#define QDU1000_SLAVE_QUP_1				533
#define QDU1000_SLAVE_SDCC_2				534
#define QDU1000_SLAVE_SMBUS_CFG				535
#define QDU1000_SLAVE_SANALC_CFG				536
#define QDU1000_SLAVE_TCSR				537
#define QDU1000_SLAVE_TLMM				538
#define QDU1000_SLAVE_TME_CFG				539
#define QDU1000_SLAVE_TSC_CFG				540
#define QDU1000_SLAVE_USB3_0				541
#define QDU1000_SLAVE_VSENSE_CTRL_CFG			542
#define QDU1000_SLAVE_A1ANALC_SANALC			543
#define QDU1000_SLAVE_AANALC_SANALC_GSI			544
#define QDU1000_SLAVE_DDRSS_CFG				545
#define QDU1000_SLAVE_ECPRI_GEMANALC			546
#define QDU1000_SLAVE_GEM_ANALC_CANALC			547
#define QDU1000_SLAVE_SANALC_GEM_ANALC_GC			548
#define QDU1000_SLAVE_SANALC_GEM_ANALC_SF			549
#define QDU1000_SLAVE_LLCC				550
#define QDU1000_SLAVE_MODEM_OFFLINE			551
#define QDU1000_SLAVE_GEMANALC_MODEM_CANALC			552
#define QDU1000_SLAVE_MEM_ANALC_PCIE_SANALC			553
#define QDU1000_SLAVE_AANALC_PCIE_GEM_ANALC			554
#define QDU1000_SLAVE_QUP_CORE_0			555
#define QDU1000_SLAVE_QUP_CORE_1			556
#define QDU1000_SLAVE_IMEM				557
#define QDU1000_SLAVE_PIMEM				558
#define QDU1000_SLAVE_SERVICE_SANALC			559
#define QDU1000_SLAVE_ETHERNET_SS			560
#define QDU1000_SLAVE_PCIE_0				561
#define QDU1000_SLAVE_QDSS_STM				562
#define QDU1000_SLAVE_TCU				563

#endif
