<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<meta http-equiv='Content-Type' content='text/html; charset=UTF-8' /><style type='text/css'>
BODY { color: #00008B;
       font-family: Arial, sans-serif;
       font-size: 11px;
     }
P { margin-left: 20px; margin-top: 0.3em; margin-bottom: 0.3em;  }
H1 { margin-left: 0px; }
TABLE { margin-left: 20px; }
TABLE.noborder TD { padding: 0px 4px 0px 4px; }
TABLE.noborder TH { padding: 0px 4px 0px 4px; }
</style>
<title>Pin Assignment Report - vp_project</title>
<body>
<H1>Pin Assignment Report</H1>

<p>
ACE -- Achronix CAD Environment -- Version 9.0.1 -- Date 2023-06-12 14:46
<br>
Design: vp_project
<br>
Device: AC7t1500
<br>
Generated on Mon, 12 Jun 2023 14:46:13 -0700
<br>
Host: fe22.achronix.local

</p>
<h2> Pin Assignment </h2>
<table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th> Port Name </th><th> Direction </th><th> Ball Name </th><th> Bump Name </th><th> Bank </th><th> Ball </th><th> Pad/Macro Site </th><th> Site Polarity </th><th> Clock Capable Site </th><th> Reset Capable Site </th><th> Data Capable Site </th><th> Used as Clock </th><th> Used as Reset </th></tr></thead>
<tr><td> ethernet_0_refclk_n[0] </td><td> IN </td><td> SRDS_N6_REFCLK_N </td><td> SRDS_N0_REFCLK_N </td><td> BANK_SRDS_N0 </td><td> G36 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.uafe_top </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> ethernet_0_refclk_n[1] </td><td> IN </td><td> SRDS_N7_REFCLK_N </td><td> SRDS_N1_REFCLK_N </td><td> BANK_SRDS_N1 </td><td> J36 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.uafe_top </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> ethernet_0_refclk_p[0] </td><td> IN </td><td> SRDS_N6_REFCLK_P </td><td> SRDS_N0_REFCLK_P </td><td> BANK_SRDS_N0 </td><td> G37 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.uafe_top </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> ethernet_0_refclk_p[1] </td><td> IN </td><td> SRDS_N7_REFCLK_P </td><td> SRDS_N1_REFCLK_P </td><td> BANK_SRDS_N1 </td><td> J37 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.uafe_top </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> ethernet_0_rx_n[0] </td><td> IN </td><td> SRDS_N6_RX_N0 </td><td> SRDS_N0_RX_N0 </td><td> BANK_SRDS_N0 </td><td> D36 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_rx_n[1] </td><td> IN </td><td> SRDS_N6_RX_N2 </td><td> SRDS_N0_RX_N2 </td><td> BANK_SRDS_N0 </td><td> D40 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_rx_n[2] </td><td> IN </td><td> SRDS_N6_RX_N1 </td><td> SRDS_N0_RX_N1 </td><td> BANK_SRDS_N0 </td><td> D38 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_rx_n[3] </td><td> IN </td><td> SRDS_N6_RX_N3 </td><td> SRDS_N0_RX_N3 </td><td> BANK_SRDS_N0 </td><td> D42 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_rx_n[4] </td><td> IN </td><td> SRDS_N7_RX_N0 </td><td> SRDS_N1_RX_N0 </td><td> BANK_SRDS_N1 </td><td> D44 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_rx_n[5] </td><td> IN </td><td> SRDS_N7_RX_N2 </td><td> SRDS_N1_RX_N2 </td><td> BANK_SRDS_N1 </td><td> D48 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_rx_n[6] </td><td> IN </td><td> SRDS_N7_RX_N1 </td><td> SRDS_N1_RX_N1 </td><td> BANK_SRDS_N1 </td><td> D46 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_rx_n[7] </td><td> IN </td><td> SRDS_N7_RX_N3 </td><td> SRDS_N1_RX_N3 </td><td> BANK_SRDS_N1 </td><td> D50 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_rx_p[0] </td><td> IN </td><td> SRDS_N6_RX_P0 </td><td> SRDS_N0_RX_P0 </td><td> BANK_SRDS_N0 </td><td> E36 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_rx_p[1] </td><td> IN </td><td> SRDS_N6_RX_P2 </td><td> SRDS_N0_RX_P2 </td><td> BANK_SRDS_N0 </td><td> E40 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_rx_p[2] </td><td> IN </td><td> SRDS_N6_RX_P1 </td><td> SRDS_N0_RX_P1 </td><td> BANK_SRDS_N0 </td><td> E38 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_rx_p[3] </td><td> IN </td><td> SRDS_N6_RX_P3 </td><td> SRDS_N0_RX_P3 </td><td> BANK_SRDS_N0 </td><td> E42 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_rx_p[4] </td><td> IN </td><td> SRDS_N7_RX_P0 </td><td> SRDS_N1_RX_P0 </td><td> BANK_SRDS_N1 </td><td> E44 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_rx_p[5] </td><td> IN </td><td> SRDS_N7_RX_P2 </td><td> SRDS_N1_RX_P2 </td><td> BANK_SRDS_N1 </td><td> E48 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_rx_p[6] </td><td> IN </td><td> SRDS_N7_RX_P1 </td><td> SRDS_N1_RX_P1 </td><td> BANK_SRDS_N1 </td><td> E46 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_rx_p[7] </td><td> IN </td><td> SRDS_N7_RX_P3 </td><td> SRDS_N1_RX_P3 </td><td> BANK_SRDS_N1 </td><td> E50 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_tx_n[0] </td><td> OUT </td><td> SRDS_N6_TX_N0 </td><td> SRDS_N0_TX_N0 </td><td> BANK_SRDS_N0 </td><td> A36 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_tx_n[1] </td><td> OUT </td><td> SRDS_N6_TX_N2 </td><td> SRDS_N0_TX_N2 </td><td> BANK_SRDS_N0 </td><td> A40 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_tx_n[2] </td><td> OUT </td><td> SRDS_N6_TX_N1 </td><td> SRDS_N0_TX_N1 </td><td> BANK_SRDS_N0 </td><td> A38 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_tx_n[3] </td><td> OUT </td><td> SRDS_N6_TX_N3 </td><td> SRDS_N0_TX_N3 </td><td> BANK_SRDS_N0 </td><td> A42 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_tx_n[4] </td><td> OUT </td><td> SRDS_N7_TX_N0 </td><td> SRDS_N1_TX_N0 </td><td> BANK_SRDS_N1 </td><td> A44 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_tx_n[5] </td><td> OUT </td><td> SRDS_N7_TX_N2 </td><td> SRDS_N1_TX_N2 </td><td> BANK_SRDS_N1 </td><td> A48 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_tx_n[6] </td><td> OUT </td><td> SRDS_N7_TX_N1 </td><td> SRDS_N1_TX_N1 </td><td> BANK_SRDS_N1 </td><td> A46 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_tx_n[7] </td><td> OUT </td><td> SRDS_N7_TX_N3 </td><td> SRDS_N1_TX_N3 </td><td> BANK_SRDS_N1 </td><td> A50 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_tx_p[0] </td><td> OUT </td><td> SRDS_N6_TX_P0 </td><td> SRDS_N0_TX_P0 </td><td> BANK_SRDS_N0 </td><td> B36 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_tx_p[1] </td><td> OUT </td><td> SRDS_N6_TX_P2 </td><td> SRDS_N0_TX_P2 </td><td> BANK_SRDS_N0 </td><td> B40 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_tx_p[2] </td><td> OUT </td><td> SRDS_N6_TX_P1 </td><td> SRDS_N0_TX_P1 </td><td> BANK_SRDS_N0 </td><td> B38 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_tx_p[3] </td><td> OUT </td><td> SRDS_N6_TX_P3 </td><td> SRDS_N0_TX_P3 </td><td> BANK_SRDS_N0 </td><td> B42 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_tx_p[4] </td><td> OUT </td><td> SRDS_N7_TX_P0 </td><td> SRDS_N1_TX_P0 </td><td> BANK_SRDS_N1 </td><td> B44 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_tx_p[5] </td><td> OUT </td><td> SRDS_N7_TX_P2 </td><td> SRDS_N1_TX_P2 </td><td> BANK_SRDS_N1 </td><td> B48 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_tx_p[6] </td><td> OUT </td><td> SRDS_N7_TX_P1 </td><td> SRDS_N1_TX_P1 </td><td> BANK_SRDS_N1 </td><td> B46 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_0_tx_p[7] </td><td> OUT </td><td> SRDS_N7_TX_P3 </td><td> SRDS_N1_TX_P3 </td><td> BANK_SRDS_N1 </td><td> B50 </td><td> u_eth_pciex8_sys_top_u0.u_eth_sys_top.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_refclk_n[0] </td><td> IN </td><td> SRDS_N4_REFCLK_N </td><td> SRDS_N2_REFCLK_N </td><td> BANK_SRDS_N2 </td><td> G26 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.uafe_top </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> ethernet_1_refclk_n[1] </td><td> IN </td><td> SRDS_N5_REFCLK_N </td><td> SRDS_N3_REFCLK_N </td><td> BANK_SRDS_N3 </td><td> K26 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.uafe_top </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> ethernet_1_refclk_p[0] </td><td> IN </td><td> SRDS_N4_REFCLK_P </td><td> SRDS_N2_REFCLK_P </td><td> BANK_SRDS_N2 </td><td> H26 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.uafe_top </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> ethernet_1_refclk_p[1] </td><td> IN </td><td> SRDS_N5_REFCLK_P </td><td> SRDS_N3_REFCLK_P </td><td> BANK_SRDS_N3 </td><td> L26 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.uafe_top </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> ethernet_1_rx_n[0] </td><td> IN </td><td> SRDS_N4_RX_N0 </td><td> SRDS_N2_RX_N0 </td><td> BANK_SRDS_N2 </td><td> G28 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_rx_n[1] </td><td> IN </td><td> SRDS_N4_RX_N2 </td><td> SRDS_N2_RX_N2 </td><td> BANK_SRDS_N2 </td><td> G30 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_rx_n[2] </td><td> IN </td><td> SRDS_N4_RX_N1 </td><td> SRDS_N2_RX_N1 </td><td> BANK_SRDS_N2 </td><td> K28 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_rx_n[3] </td><td> IN </td><td> SRDS_N4_RX_N3 </td><td> SRDS_N2_RX_N3 </td><td> BANK_SRDS_N2 </td><td> K30 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_rx_n[4] </td><td> IN </td><td> SRDS_N5_RX_N0 </td><td> SRDS_N3_RX_N0 </td><td> BANK_SRDS_N3 </td><td> G32 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_rx_n[5] </td><td> IN </td><td> SRDS_N5_RX_N2 </td><td> SRDS_N3_RX_N2 </td><td> BANK_SRDS_N3 </td><td> G34 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_rx_n[6] </td><td> IN </td><td> SRDS_N5_RX_N1 </td><td> SRDS_N3_RX_N1 </td><td> BANK_SRDS_N3 </td><td> K32 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_rx_n[7] </td><td> IN </td><td> SRDS_N5_RX_N3 </td><td> SRDS_N3_RX_N3 </td><td> BANK_SRDS_N3 </td><td> K34 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_rx_p[0] </td><td> IN </td><td> SRDS_N4_RX_P0 </td><td> SRDS_N2_RX_P0 </td><td> BANK_SRDS_N2 </td><td> H28 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_rx_p[1] </td><td> IN </td><td> SRDS_N4_RX_P2 </td><td> SRDS_N2_RX_P2 </td><td> BANK_SRDS_N2 </td><td> H30 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_rx_p[2] </td><td> IN </td><td> SRDS_N4_RX_P1 </td><td> SRDS_N2_RX_P1 </td><td> BANK_SRDS_N2 </td><td> L28 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_rx_p[3] </td><td> IN </td><td> SRDS_N4_RX_P3 </td><td> SRDS_N2_RX_P3 </td><td> BANK_SRDS_N2 </td><td> L30 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_rx_p[4] </td><td> IN </td><td> SRDS_N5_RX_P0 </td><td> SRDS_N3_RX_P0 </td><td> BANK_SRDS_N3 </td><td> H32 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_rx_p[5] </td><td> IN </td><td> SRDS_N5_RX_P2 </td><td> SRDS_N3_RX_P2 </td><td> BANK_SRDS_N3 </td><td> H34 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_rx_p[6] </td><td> IN </td><td> SRDS_N5_RX_P1 </td><td> SRDS_N3_RX_P1 </td><td> BANK_SRDS_N3 </td><td> L32 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_rx_p[7] </td><td> IN </td><td> SRDS_N5_RX_P3 </td><td> SRDS_N3_RX_P3 </td><td> BANK_SRDS_N3 </td><td> L34 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_tx_n[0] </td><td> OUT </td><td> SRDS_N4_TX_N0 </td><td> SRDS_N2_TX_N0 </td><td> BANK_SRDS_N2 </td><td> A28 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_tx_n[1] </td><td> OUT </td><td> SRDS_N4_TX_N2 </td><td> SRDS_N2_TX_N2 </td><td> BANK_SRDS_N2 </td><td> A30 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_tx_n[2] </td><td> OUT </td><td> SRDS_N4_TX_N1 </td><td> SRDS_N2_TX_N1 </td><td> BANK_SRDS_N2 </td><td> D28 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_tx_n[3] </td><td> OUT </td><td> SRDS_N4_TX_N3 </td><td> SRDS_N2_TX_N3 </td><td> BANK_SRDS_N2 </td><td> D30 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_tx_n[4] </td><td> OUT </td><td> SRDS_N5_TX_N0 </td><td> SRDS_N3_TX_N0 </td><td> BANK_SRDS_N3 </td><td> A32 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_tx_n[5] </td><td> OUT </td><td> SRDS_N5_TX_N2 </td><td> SRDS_N3_TX_N2 </td><td> BANK_SRDS_N3 </td><td> A34 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_tx_n[6] </td><td> OUT </td><td> SRDS_N5_TX_N1 </td><td> SRDS_N3_TX_N1 </td><td> BANK_SRDS_N3 </td><td> D32 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_tx_n[7] </td><td> OUT </td><td> SRDS_N5_TX_N3 </td><td> SRDS_N3_TX_N3 </td><td> BANK_SRDS_N3 </td><td> D34 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_tx_p[0] </td><td> OUT </td><td> SRDS_N4_TX_P0 </td><td> SRDS_N2_TX_P0 </td><td> BANK_SRDS_N2 </td><td> B28 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_tx_p[1] </td><td> OUT </td><td> SRDS_N4_TX_P2 </td><td> SRDS_N2_TX_P2 </td><td> BANK_SRDS_N2 </td><td> B30 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_tx_p[2] </td><td> OUT </td><td> SRDS_N4_TX_P1 </td><td> SRDS_N2_TX_P1 </td><td> BANK_SRDS_N2 </td><td> E28 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_tx_p[3] </td><td> OUT </td><td> SRDS_N4_TX_P3 </td><td> SRDS_N2_TX_P3 </td><td> BANK_SRDS_N2 </td><td> E30 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u0_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_tx_p[4] </td><td> OUT </td><td> SRDS_N5_TX_P0 </td><td> SRDS_N3_TX_P0 </td><td> BANK_SRDS_N3 </td><td> B32 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_0 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_tx_p[5] </td><td> OUT </td><td> SRDS_N5_TX_P2 </td><td> SRDS_N3_TX_P2 </td><td> BANK_SRDS_N3 </td><td> B34 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_2 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_tx_p[6] </td><td> OUT </td><td> SRDS_N5_TX_P1 </td><td> SRDS_N3_TX_P1 </td><td> BANK_SRDS_N3 </td><td> E32 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_1 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ethernet_1_tx_p[7] </td><td> OUT </td><td> SRDS_N5_TX_P3 </td><td> SRDS_N3_TX_P3 </td><td> BANK_SRDS_N3 </td><td> E34 </td><td> u_eth_sys_top_u0.u_serdes_8lane_top_inst0.u1_serdes_4lane_top.inst_mss_4lane.u_bump_conv_3 </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_dir_pad[0] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_0 </td><td> GPIO_N0_BYTE1_BIT_0 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AF16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_0__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_dir_pad[1] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_1 </td><td> GPIO_N0_BYTE1_BIT_1 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AG17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_1__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_dir_pad[2] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_2 </td><td> GPIO_N0_BYTE1_BIT_2 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AG16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_2__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_dir_pad[3] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_3 </td><td> GPIO_N0_BYTE1_BIT_3 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AH17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_3__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_dir_pad[4] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_6 </td><td> GPIO_N0_BYTE1_BIT_6 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AJ16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_6__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_dir_pad[5] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_7 </td><td> GPIO_N0_BYTE1_BIT_7 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AK17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_7__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_dir_pad[6] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_8 </td><td> GPIO_N0_BYTE1_BIT_8 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AL16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_8__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_dir_pad[7] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_9 </td><td> GPIO_N0_BYTE1_BIT_9 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AM16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_9__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_fpga_pad[0] </td><td> INOUT </td><td> GPIO_N0_BYTE0_BIT_0 </td><td> GPIO_N0_BYTE0_BIT_0 </td><td> BANK_GPIO_N0_BYTE0 </td><td> W17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_0__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_fpga_pad[1] </td><td> INOUT </td><td> GPIO_N0_BYTE0_BIT_1 </td><td> GPIO_N0_BYTE0_BIT_1 </td><td> BANK_GPIO_N0_BYTE0 </td><td> W16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_1__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_fpga_pad[2] </td><td> INOUT </td><td> GPIO_N0_BYTE0_BIT_2 </td><td> GPIO_N0_BYTE0_BIT_2 </td><td> BANK_GPIO_N0_BYTE0 </td><td> Y17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_2__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_fpga_pad[3] </td><td> INOUT </td><td> GPIO_N0_BYTE0_BIT_3 </td><td> GPIO_N0_BYTE0_BIT_3 </td><td> BANK_GPIO_N0_BYTE0 </td><td> Y16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_3__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_fpga_pad[4] </td><td> INOUT </td><td> GPIO_N0_BYTE0_BIT_6 </td><td> GPIO_N0_BYTE0_BIT_6 </td><td> BANK_GPIO_N0_BYTE0 </td><td> AB17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_6__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_fpga_pad[5] </td><td> INOUT </td><td> GPIO_N0_BYTE0_BIT_7 </td><td> GPIO_N0_BYTE0_BIT_7 </td><td> BANK_GPIO_N0_BYTE0 </td><td> AC16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_7__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_fpga_pad[6] </td><td> INOUT </td><td> GPIO_N0_BYTE0_BIT_8 </td><td> GPIO_N0_BYTE0_BIT_8 </td><td> BANK_GPIO_N0_BYTE0 </td><td> AD16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_8__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_fpga_pad[7] </td><td> INOUT </td><td> GPIO_N0_BYTE0_BIT_9 </td><td> GPIO_N0_BYTE0_BIT_9 </td><td> BANK_GPIO_N0_BYTE0 </td><td> AD17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_9__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_gpio_oe_l_pad </td><td> OUT </td><td> GPIO_N0_BYTE0_BIT_10 </td><td> GPIO_N0_BYTE0_BIT_10 </td><td> BANK_GPIO_N0_BYTE0 </td><td> AE16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_aux_pad_10__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> ext_pps_pad </td><td> IN </td><td> CLKIO_NW_MSIO_P </td><td> CLKIO_NE_MSIO_P </td><td> BANK_CLKIO_NE </td><td> U16 </td><td> u_glb_clk_rst_gen_top_ne.u_glb_clk_rst_io_phy.u_msio_U0 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fab_refclk_0_pad_n </td><td> OUT </td><td> CLKIO_NE_MSIO_N </td><td> CLKIO_NW_MSIO_N </td><td> BANK_CLKIO_NW </td><td> U35 </td><td> u_glb_clk_rst_gen_top_nw.u_glb_clk_rst_io_phy.u_msio_U1 </td><td> N </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fab_refclk_0_pad_p </td><td> OUT </td><td> CLKIO_NE_MSIO_P </td><td> CLKIO_NW_MSIO_P </td><td> BANK_CLKIO_NW </td><td> U36 </td><td> u_glb_clk_rst_gen_top_nw.u_glb_clk_rst_io_phy.u_msio_U0 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_avr_rxd_pad </td><td> IN </td><td> GPIO_S0_BYTE0_BIT_3 </td><td> GPIO_S0_BYTE0_BIT_3 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL5 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_3__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> fpga_avr_txd_pad </td><td> OUT </td><td> GPIO_S0_BYTE0_BIT_2 </td><td> GPIO_S0_BYTE0_BIT_2 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL4 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_2__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> fpga_fab_clk_1_pad_n </td><td> IN </td><td> CLKIO_SE_REFIO_N_1 </td><td> CLKIO_SW_REFIO_N_1 </td><td> BANK_CLKIO_SW </td><td> AW36 </td><td> u_glb_clk_rst_gen_top_sw.u_glb_clk_rst_io_phy.u_refio_U1.CLKIO_SW_REFIO_N_1 </td><td> N </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_1_pad_p </td><td> IN </td><td> CLKIO_SE_REFIO_P_1 </td><td> CLKIO_SW_REFIO_P_1 </td><td> BANK_CLKIO_SW </td><td> AY36 </td><td> u_glb_clk_rst_gen_top_sw.u_glb_clk_rst_io_phy.u_refio_U1.CLKIO_SW_REFIO_P_1 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_2_pad_n </td><td> IN </td><td> CLKIO_NW_REFIO_N_1 </td><td> CLKIO_NE_REFIO_N_1 </td><td> BANK_CLKIO_NE </td><td> R17 </td><td> u_glb_clk_rst_gen_top_ne.u_glb_clk_rst_io_phy.u_refio_U1.CLKIO_NE_REFIO_N_1 </td><td> N </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_2_pad_p </td><td> IN </td><td> CLKIO_NW_REFIO_P_1 </td><td> CLKIO_NE_REFIO_P_1 </td><td> BANK_CLKIO_NE </td><td> R16 </td><td> u_glb_clk_rst_gen_top_ne.u_glb_clk_rst_io_phy.u_refio_U1.CLKIO_NE_REFIO_P_1 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_3_pad_n </td><td> IN </td><td> CLKIO_NE_REFIO_N_0 </td><td> CLKIO_NW_REFIO_N_0 </td><td> BANK_CLKIO_NW </td><td> N35 </td><td> u_glb_clk_rst_gen_top_nw.u_glb_clk_rst_io_phy.u_refio_U0.CLKIO_NW_REFIO_N_0 </td><td> N </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_3_pad_p </td><td> IN </td><td> CLKIO_NE_REFIO_P_0 </td><td> CLKIO_NW_REFIO_P_0 </td><td> BANK_CLKIO_NW </td><td> N36 </td><td> u_glb_clk_rst_gen_top_nw.u_glb_clk_rst_io_phy.u_refio_U0.CLKIO_NW_REFIO_P_0 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_4_pad_n </td><td> IN </td><td> CLKIO_NE_REFIO_N_1 </td><td> CLKIO_NW_REFIO_N_1 </td><td> BANK_CLKIO_NW </td><td> R35 </td><td> u_glb_clk_rst_gen_top_nw.u_glb_clk_rst_io_phy.u_refio_U1.CLKIO_NW_REFIO_N_1 </td><td> N </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_4_pad_p </td><td> IN </td><td> CLKIO_NE_REFIO_P_1 </td><td> CLKIO_NW_REFIO_P_1 </td><td> BANK_CLKIO_NW </td><td> R36 </td><td> u_glb_clk_rst_gen_top_nw.u_glb_clk_rst_io_phy.u_refio_U1.CLKIO_NW_REFIO_P_1 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_5_pad_n </td><td> IN </td><td> CLKIO_SW_REFIO_N_0 </td><td> CLKIO_SE_REFIO_N_0 </td><td> BANK_CLKIO_SE </td><td> AU17 </td><td> u_glb_clk_rst_gen_top_se.u_glb_clk_rst_io_phy.u_refio_U0.CLKIO_SE_REFIO_N_0 </td><td> N </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_5_pad_p </td><td> IN </td><td> CLKIO_SW_REFIO_P_0 </td><td> CLKIO_SE_REFIO_P_0 </td><td> BANK_CLKIO_SE </td><td> AV17 </td><td> u_glb_clk_rst_gen_top_se.u_glb_clk_rst_io_phy.u_refio_U0.CLKIO_SE_REFIO_P_0 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_6_pad_n </td><td> IN </td><td> CLKIO_SW_REFIO_N_1 </td><td> CLKIO_SE_REFIO_N_1 </td><td> BANK_CLKIO_SE </td><td> AW18 </td><td> u_glb_clk_rst_gen_top_se.u_glb_clk_rst_io_phy.u_refio_U1.CLKIO_SE_REFIO_N_1 </td><td> N </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_6_pad_p </td><td> IN </td><td> CLKIO_SW_REFIO_P_1 </td><td> CLKIO_SE_REFIO_P_1 </td><td> BANK_CLKIO_SE </td><td> AY18 </td><td> u_glb_clk_rst_gen_top_se.u_glb_clk_rst_io_phy.u_refio_U1.CLKIO_SE_REFIO_P_1 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_7_pad_n </td><td> IN </td><td> CLKIO_SE_REFIO_N_0 </td><td> CLKIO_SW_REFIO_N_0 </td><td> BANK_CLKIO_SW </td><td> AW34 </td><td> u_glb_clk_rst_gen_top_sw.u_glb_clk_rst_io_phy.u_refio_U0.CLKIO_SW_REFIO_N_0 </td><td> N </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_fab_clk_7_pad_p </td><td> IN </td><td> CLKIO_SE_REFIO_P_0 </td><td> CLKIO_SW_REFIO_P_0 </td><td> BANK_CLKIO_SW </td><td> AY34 </td><td> u_glb_clk_rst_gen_top_sw.u_glb_clk_rst_io_phy.u_refio_U0.CLKIO_SW_REFIO_P_0 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> fpga_ftdi_rxd_pad </td><td> IN </td><td> GPIO_S0_BYTE0_BIT_7 </td><td> GPIO_S0_BYTE0_BIT_7 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL11 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_7__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> fpga_ftdi_txd_pad </td><td> OUT </td><td> GPIO_S0_BYTE0_BIT_6 </td><td> GPIO_S0_BYTE0_BIT_6 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL9 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_6__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> fpga_i2c_mux_gnt_pad </td><td> IN </td><td> GPIO_S0_BYTE0_BIT_0 </td><td> GPIO_S0_BYTE0_BIT_0 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL2 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_0__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> fpga_i2c_req_l_pad </td><td> OUT </td><td> GPIO_S0_BYTE0_BIT_1 </td><td> GPIO_S0_BYTE0_BIT_1 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL3 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_1__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> fpga_rst_l_pad </td><td> IN </td><td> CLKIO_NW_REFIO_P_0 </td><td> CLKIO_NE_REFIO_P_0 </td><td> BANK_CLKIO_NE </td><td> N16 </td><td> u_glb_clk_rst_gen_top_ne.u_glb_clk_rst_io_phy.u_refio_U0.CLKIO_NE_REFIO_P_0 </td><td> P </td><td> Yes </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td></tr>
<tr><td> fpga_sys_scl_pad </td><td> INOUT </td><td> GPIO_S0_BYTE2_BIT_6 </td><td> GPIO_S0_BYTE2_BIT_6 </td><td> BANK_GPIO_S0_BYTE2 </td><td> AW23 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_6__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> fpga_sys_sda_pad </td><td> INOUT </td><td> GPIO_S0_BYTE2_BIT_7 </td><td> GPIO_S0_BYTE2_BIT_7 </td><td> BANK_GPIO_S0_BYTE2 </td><td> AR23 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_7__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> irq_to_avr_pad </td><td> OUT </td><td> GPIO_S0_BYTE0_BIT_9 </td><td> GPIO_S0_BYTE0_BIT_9 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL13 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_9__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> irq_to_fpga_pad </td><td> IN </td><td> GPIO_S0_BYTE0_BIT_8 </td><td> GPIO_S0_BYTE0_BIT_8 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL12 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_data_pad_8__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_l_pad[0] </td><td> OUT </td><td> GPIO_N0_BYTE2_BIT_0 </td><td> GPIO_N0_BYTE2_BIT_0 </td><td> BANK_GPIO_N0_BYTE2 </td><td> AP17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_0__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_l_pad[1] </td><td> OUT </td><td> GPIO_N0_BYTE2_BIT_1 </td><td> GPIO_N0_BYTE2_BIT_1 </td><td> BANK_GPIO_N0_BYTE2 </td><td> AR17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_1__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_l_pad[2] </td><td> OUT </td><td> GPIO_N0_BYTE2_BIT_2 </td><td> GPIO_N0_BYTE2_BIT_2 </td><td> BANK_GPIO_N0_BYTE2 </td><td> AT17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_2__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_l_pad[3] </td><td> OUT </td><td> GPIO_N0_BYTE2_BIT_3 </td><td> GPIO_N0_BYTE2_BIT_3 </td><td> BANK_GPIO_N0_BYTE2 </td><td> AV18 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_3__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_l_pad[4] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_10 </td><td> GPIO_N0_BYTE1_BIT_10 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AN16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_aux_pad_10__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_l_pad[5] </td><td> OUT </td><td> GPIO_N0_BYTE1_BIT_11 </td><td> GPIO_N0_BYTE1_BIT_11 </td><td> BANK_GPIO_N0_BYTE1 </td><td> AR16 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_aux_pad_11__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_l_pad[6] </td><td> OUT </td><td> GPIO_N0_BYTE2_BIT_6 </td><td> GPIO_N0_BYTE2_BIT_6 </td><td> BANK_GPIO_N0_BYTE2 </td><td> AR19 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_6__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_l_pad[7] </td><td> OUT </td><td> GPIO_N0_BYTE2_BIT_7 </td><td> GPIO_N0_BYTE2_BIT_7 </td><td> BANK_GPIO_N0_BYTE2 </td><td> AT20 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_7__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> led_oe_l_pad </td><td> OUT </td><td> GPIO_N0_BYTE0_BIT_11 </td><td> GPIO_N0_BYTE0_BIT_11 </td><td> BANK_GPIO_N0_BYTE0 </td><td> AE17 </td><td> u_gpio_phy_v_36_top_n0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_aux_pad_11__gen_msio_horizontal_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> mcio_dir_45_pad </td><td> OUT </td><td> GPIO_S0_BYTE1_BIT_10 </td><td> GPIO_S0_BYTE1_BIT_10 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL49 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_aux_pad_10__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> mcio_dir_pad[0] </td><td> OUT </td><td> GPIO_S0_BYTE1_BIT_6 </td><td> GPIO_S0_BYTE1_BIT_6 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BK44 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_6__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> mcio_dir_pad[1] </td><td> OUT </td><td> GPIO_S0_BYTE1_BIT_7 </td><td> GPIO_S0_BYTE1_BIT_7 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL45 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_7__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> mcio_dir_pad[2] </td><td> OUT </td><td> GPIO_S0_BYTE1_BIT_8 </td><td> GPIO_S0_BYTE1_BIT_8 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL46 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_8__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> mcio_dir_pad[3] </td><td> OUT </td><td> GPIO_S0_BYTE1_BIT_9 </td><td> GPIO_S0_BYTE1_BIT_9 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL47 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_9__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> mcio_oe1_l_pad </td><td> OUT </td><td> GPIO_S0_BYTE2_BIT_2 </td><td> GPIO_S0_BYTE2_BIT_2 </td><td> BANK_GPIO_S0_BYTE2 </td><td> AV22 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_2__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> mcio_oe_45_l_pad </td><td> OUT </td><td> GPIO_S0_BYTE2_BIT_3 </td><td> GPIO_S0_BYTE2_BIT_3 </td><td> BANK_GPIO_S0_BYTE2 </td><td> AU22 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_3__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> mcio_scl_pad </td><td> INOUT </td><td> GPIO_S0_BYTE2_BIT_0 </td><td> GPIO_S0_BYTE2_BIT_0 </td><td> BANK_GPIO_S0_BYTE2 </td><td> AU20 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_0__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> mcio_sda_pad </td><td> INOUT </td><td> GPIO_S0_BYTE2_BIT_1 </td><td> GPIO_S0_BYTE2_BIT_1 </td><td> BANK_GPIO_S0_BYTE2 </td><td> AW22 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_2__u_gpio_phy_iob.gen_data_pad_1__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> mcio_vio_45_10_clk_pad_n </td><td> IN </td><td> GPIO_S0_BYTE1_BIT_5 </td><td> GPIO_S0_BYTE1_BIT_5 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL43 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_clk_pad_5__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> mcio_vio_45_10_clk_pad_p </td><td> IN </td><td> GPIO_S0_BYTE1_BIT_4 </td><td> GPIO_S0_BYTE1_BIT_4 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BK42 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_clk_pad_4__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td><td> No </td></tr>
<tr><td> mcio_vio_pad[0] </td><td> INOUT </td><td> GPIO_S0_BYTE1_BIT_0 </td><td> GPIO_S0_BYTE1_BIT_0 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL39 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_0__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> mcio_vio_pad[1] </td><td> INOUT </td><td> GPIO_S0_BYTE1_BIT_1 </td><td> GPIO_S0_BYTE1_BIT_1 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL40 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_1__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> mcio_vio_pad[2] </td><td> INOUT </td><td> GPIO_S0_BYTE1_BIT_2 </td><td> GPIO_S0_BYTE1_BIT_2 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL41 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_2__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> mcio_vio_pad[3] </td><td> INOUT </td><td> GPIO_S0_BYTE1_BIT_3 </td><td> GPIO_S0_BYTE1_BIT_3 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL42 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_data_pad_3__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> pcie_perst_l_pad </td><td> IN </td><td> CLKIO_NW_REFIO_N_0 </td><td> CLKIO_NE_REFIO_N_0 </td><td> BANK_CLKIO_NE </td><td> N17 </td><td> u_glb_clk_rst_gen_top_ne.u_glb_clk_rst_io_phy.u_refio_U0.CLKIO_NE_REFIO_N_0 </td><td> N </td><td> Yes </td><td> Yes </td><td> No </td><td> No </td><td> Yes </td></tr>
<tr><td> qsfp_int_fpga_l_pad </td><td> IN </td><td> GPIO_S0_BYTE0_BIT_11 </td><td> GPIO_S0_BYTE0_BIT_11 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL15 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_aux_pad_11__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> test_pad[1] </td><td> OUT </td><td> GPIO_S0_BYTE0_BIT_10 </td><td> GPIO_S0_BYTE0_BIT_10 </td><td> BANK_GPIO_S0_BYTE0 </td><td> BL14 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_0__u_gpio_phy_iob.gen_aux_pad_10__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> P </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
<tr><td> test_pad[2] </td><td> OUT </td><td> GPIO_S0_BYTE1_BIT_11 </td><td> GPIO_S0_BYTE1_BIT_11 </td><td> BANK_GPIO_S0_BYTE1 </td><td> BL50 </td><td> u_gpio_phy_h_36_top_s0.u_gpio_phy_top.gen_iob_1__u_gpio_phy_iob.gen_aux_pad_11__gen_msio_vertical_data_pad_u_msio_data_pad </td><td> N </td><td> No </td><td> No </td><td> Yes </td><td> No </td><td> No </td></tr>
</table>
</body></html>
