{%- block instantiate_calo_conditions_orm %}
  {%- set o1 = condition.objects[0] %}
  {%- set o2 = condition.objects[1] %}
  {%- set o3 = condition.objects[2] %}
  {%- set o4 = condition.objects[3] %}
  {%- set o5 = condition.objects[4] %}
  {%- set nr_requirements = condition.nr_objects-1 %}
  {%- if o1.type == o2.type and o1.type == o3.type and o1.type == o4.type and o1.type != o5.type %}
{{ condition.vhdl_signal }}_i: entity work.calo_conditions_orm
    generic map(
        {{ condition.hasDetaOrmCut }}, {{ condition.hasDphiOrmCut }}, {{ condition.hasDrOrmCut }},
	{{ o1.sliceLow }}, {{ o1.sliceHigh }},  
	{{ nr_requirements }}, {{ o1.operator }}, {{ o1.type }}_TYPE,
        (X"{{ o1.threshold|X04 }}", X"{{ o2.threshold|X04 }}", X"{{ o3.threshold|X04 }}", X"{{ o4.threshold|X04 }}"),
        ({{ o1.etaFullRange }}, {{ o2.etaFullRange }}, {{ o3.etaFullRange }}, {{ o4.etaFullRange }}),
        (X"{{ o1.etaW1UpperLimit|X04 }}", X"{{ o2.etaW1UpperLimit|X04 }}", X"{{ o3.etaW1UpperLimit|X04 }}", X"{{ o4.etaW1UpperLimit|X04 }}"), (X"{{ o1.etaW1LowerLimit|X04 }}", X"{{ o2.etaW1LowerLimit|X04 }}", X"{{ o3.etaW1LowerLimit|X04 }}", X"{{ o4.etaW1LowerLimit|X04 }}"),
        ({{ o1.etaW2Ignore }}, {{ o2.etaW2Ignore }}, {{ o3.etaW2Ignore }}, {{ o4.etaW2Ignore }}),
        (X"{{ o1.etaW2UpperLimit|X04 }}", X"{{ o2.etaW2UpperLimit|X04 }}", X"{{ o3.etaW2UpperLimit|X04 }}", X"{{ o4.etaW2UpperLimit|X04 }}"), (X"{{ o1.etaW2LowerLimit|X04 }}", X"{{ o2.etaW2LowerLimit|X04 }}", X"{{ o3.etaW2LowerLimit|X04 }}", X"{{ o4.etaW2LowerLimit|X04 }}"),
        ({{ o1.phiFullRange }}, {{ o2.phiFullRange }}, {{ o3.phiFullRange }}, {{ o4.phiFullRange }}),
        (X"{{ o1.phiW1UpperLimit|X04 }}", X"{{ o2.phiW1UpperLimit|X04 }}", X"{{ o3.phiW1UpperLimit|X04 }}", X"{{ o4.phiW1UpperLimit|X04 }}"), (X"{{ o1.phiW1LowerLimit|X04 }}", X"{{ o2.phiW1LowerLimit|X04 }}", X"{{ o3.phiW1LowerLimit|X04 }}", X"{{ o4.phiW1LowerLimit|X04 }}"),
        ({{ o1.phiW2Ignore }}, {{ o2.phiW2Ignore }}, {{ o3.phiW2Ignore }}, {{ o4.phiW2Ignore }}),
        (X"{{ o1.phiW2UpperLimit|X04 }}", X"{{ o2.phiW2UpperLimit|X04 }}", X"{{ o3.phiW2UpperLimit|X04 }}", X"{{ o4.phiW2UpperLimit|X04 }}"), (X"{{ o1.phiW2LowerLimit|X04 }}", X"{{ o2.phiW2LowerLimit|X04 }}", X"{{ o3.phiW2LowerLimit|X04 }}", X"{{ o4.phiW2LowerLimit|X04 }}"),
        (X"{{ o1.isolationLUT|X01 }}", X"{{ o2.isolationLUT|X01 }}", X"{{ o3.isolationLUT|X01 }}", X"{{ o4.isolationLUT|X01 }}"),        
        {{ o5.sliceLow }}, {{ o5.sliceHigh }}, {{ o5.operator }}, {{ o5.type|upper }}_TYPE,
        X"{{ o5.threshold|X04 }}",
        {{ o5.etaFullRange }}, X"{{ o5.etaW1UpperLimit|X04 }}", X"{{ o5.etaW1LowerLimit|X04 }}",
        {{ o5.etaW2Ignore }}, X"{{ o5.etaW2UpperLimit|X04 }}", X"{{ o5.etaW2LowerLimit|X04 }}",
        {{ o5.phiFullRange }}, X"{{ o5.phiW1UpperLimit|X04 }}", X"{{ o5.phiW1LowerLimit|X04 }}",
        {{ o5.phiW2Ignore }}, X"{{ o5.phiW2UpperLimit|X04 }}", X"{{ o5.phiW2LowerLimit|X04 }}",
        X"{{ o5.isolationLUT|X01 }}",
	DETA_DPHI_VECTOR_WIDTH_ALL,
        {{ o1.type|upper }}_{{ o5.type|upper }}_DETA_DPHI_PRECISION,
        {{ condition.diffEtaOrmUpperLimit }}, {{ condition.diffEtaOrmLowerLimit }},
        {{ condition.diffPhiOrmUpperLimit }}, {{ condition.diffPhiOrmLowerLimit }},
        {{ condition.deltaROrmUpperLimit }}, {{ condition.deltaROrmLowerLimit }}, 
	{{ condition.hasTwoBodyPtCut }}, {{ o1.type|upper }}_PT_VECTOR_WIDTH, {{ condition.twoBodyPtThres }}, 
        CALO_SIN_COS_VECTOR_WIDTH, {{ o1.type|upper }}_{{ o1.type|upper }}_PT_PRECISION, {{ o1.type|upper }}_{{ o1.type|upper }}_SIN_COS_PRECISION
    )
    port map(lhc_clk, {{ o1.type|lower }}_bx_{{ o1.bx }}, {{ o5.type|lower }}_bx_{{ o5.bx }}, 
	diff_{{ o1.type|lower }}_{{ o5.type|lower }}_bx_{{ o1.bx }}_bx_{{ o5.bx }}_eta_vector, diff_{{ o1.type|lower }}_{{ o5.type|lower }}_bx_{{ o1.bx }}_bx_{{ o5.bx }}_phi_vector,
        {{ o1.type|lower }}_pt_vector_bx_{{ o1.bx }}, {{ o1.type|lower }}_cos_phi_bx_{{ o1.bx }}, {{ o1.type|lower }}_sin_phi_bx_{{ o1.bx }},
	{{ condition.vhdl_signal }});
  {%- elif o1.type == o2.type and o1.type == o3.type and o1.type != o4.type %}
{{ condition.vhdl_signal }}_i: entity work.calo_conditions_orm
    generic map(
        {{ condition.hasDetaOrmCut }}, {{ condition.hasDphiOrmCut }}, {{ condition.hasDrOrmCut }},
	{{ o1.sliceLow }}, {{ o1.sliceHigh }},  
	{{ nr_requirements }}, {{ o1.operator }}, {{ o1.type }}_TYPE,
        (X"{{ o1.threshold|X04 }}", X"{{ o2.threshold|X04 }}", X"{{ o3.threshold|X04 }}", X"0000"),
        ({{ o1.etaFullRange }}, {{ o2.etaFullRange }}, {{ o3.etaFullRange }}, false),
        (X"{{ o1.etaW1UpperLimit|X04 }}", X"{{ o2.etaW1UpperLimit|X04 }}", X"{{ o3.etaW1UpperLimit|X04 }}", X"0000"), (X"{{ o1.etaW1LowerLimit|X04 }}", X"{{ o2.etaW1LowerLimit|X04 }}", X"{{ o3.etaW1LowerLimit|X04 }}", X"0000"),
        ({{ o1.etaW2Ignore }}, {{ o2.etaW2Ignore }}, {{ o3.etaW2Ignore }}, false),
        (X"{{ o1.etaW2UpperLimit|X04 }}", X"{{ o2.etaW2UpperLimit|X04 }}", X"{{ o3.etaW2UpperLimit|X04 }}", X"0000"), (X"{{ o1.etaW2LowerLimit|X04 }}", X"{{ o2.etaW2LowerLimit|X04 }}", X"{{ o3.etaW2LowerLimit|X04 }}", X"0000"),
        ({{ o1.phiFullRange }}, {{ o2.phiFullRange }}, {{ o3.phiFullRange }}, false),
        (X"{{ o1.phiW1UpperLimit|X04 }}", X"{{ o2.phiW1UpperLimit|X04 }}", X"{{ o3.phiW1UpperLimit|X04 }}", X"0000"), (X"{{ o1.phiW1LowerLimit|X04 }}", X"{{ o2.phiW1LowerLimit|X04 }}", X"{{ o3.phiW1LowerLimit|X04 }}", X"0000"),
        ({{ o1.phiW2Ignore }}, {{ o2.phiW2Ignore }}, {{ o3.phiW2Ignore }}, false),
        (X"{{ o1.phiW2UpperLimit|X04 }}", X"{{ o2.phiW2UpperLimit|X04 }}", X"{{ o3.phiW2UpperLimit|X04 }}", X"0000"), (X"{{ o1.phiW2LowerLimit|X04 }}", X"{{ o2.phiW2LowerLimit|X04 }}", X"{{ o3.phiW2LowerLimit|X04 }}", X"0000"),
        (X"{{ o1.isolationLUT|X01 }}", X"{{ o2.isolationLUT|X01 }}", X"{{ o3.isolationLUT|X01 }}", X"F"),
        {{ o4.sliceLow }}, {{ o4.sliceHigh }}, {{ o4.operator }}, {{ o4.type|upper }}_TYPE,
        X"{{ o4.threshold|X04 }}",
        {{ o4.etaFullRange }}, X"{{ o4.etaW1UpperLimit|X04 }}", X"{{ o4.etaW1LowerLimit|X04 }}",
        {{ o4.etaW2Ignore }}, X"{{ o4.etaW2UpperLimit|X04 }}", X"{{ o4.etaW2LowerLimit|X04 }}",
        {{ o4.phiFullRange }}, X"{{ o4.phiW1UpperLimit|X04 }}", X"{{ o4.phiW1LowerLimit|X04 }}",
        {{ o4.phiW2Ignore }}, X"{{ o4.phiW2UpperLimit|X04 }}", X"{{ o4.phiW2LowerLimit|X04 }}",
        X"{{ o4.isolationLUT|X01 }}",
	DETA_DPHI_VECTOR_WIDTH_ALL,
        {{ o1.type|upper }}_{{ o4.type|upper }}_DETA_DPHI_PRECISION,
        {{ condition.diffEtaOrmUpperLimit }}, {{ condition.diffEtaOrmLowerLimit }},
        {{ condition.diffPhiOrmUpperLimit }}, {{ condition.diffPhiOrmLowerLimit }},
        {{ condition.deltaROrmUpperLimit }}, {{ condition.deltaROrmLowerLimit }}, 
	{{ condition.hasTwoBodyPtCut }}, {{ o1.type|upper }}_PT_VECTOR_WIDTH, {{ condition.twoBodyPtThres }}, 
        CALO_SIN_COS_VECTOR_WIDTH, {{ o1.type|upper }}_{{ o1.type|upper }}_PT_PRECISION, {{ o1.type|upper }}_{{ o1.type|upper }}_SIN_COS_PRECISION
    )
    port map(lhc_clk, {{ o1.type|lower }}_bx_{{ o1.bx }}, {{ o4.type|lower }}_bx_{{ o4.bx }}, 
	diff_{{ o1.type|lower }}_{{ o4.type|lower }}_bx_{{ o1.bx }}_bx_{{ o4.bx }}_eta_vector, diff_{{ o1.type|lower }}_{{ o4.type|lower }}_bx_{{ o1.bx }}_bx_{{ o4.bx }}_phi_vector,
        {{ o1.type|lower }}_pt_vector_bx_{{ o1.bx }}, {{ o1.type|lower }}_cos_phi_bx_{{ o1.bx }}, {{ o1.type|lower }}_sin_phi_bx_{{ o1.bx }},
	{{ condition.vhdl_signal }});
  {%- elif o1.type == o2.type and o1.type != o3.type %}
{{ condition.vhdl_signal }}_i: entity work.calo_conditions_orm
    generic map(
        {{ condition.hasDetaOrmCut }}, {{ condition.hasDphiOrmCut }}, {{ condition.hasDrOrmCut }},
	{{ o1.sliceLow }}, {{ o1.sliceHigh }},  
	{{ nr_requirements }}, {{ o1.operator }}, {{ o1.type }}_TYPE,
        (X"{{ o1.threshold|X04 }}", X"{{ o2.threshold|X04 }}", X"0000", X"0000"),
        ({{ o1.etaFullRange }}, {{ o2.etaFullRange }}, false, false),
        (X"{{ o1.etaW1UpperLimit|X04 }}", X"{{ o2.etaW1UpperLimit|X04 }}", X"0000", X"0000"), (X"{{ o1.etaW1LowerLimit|X04 }}", X"{{ o2.etaW1LowerLimit|X04 }}", X"0000", X"0000"),
        ({{ o1.etaW2Ignore }}, {{ o2.etaW2Ignore }}, false, false),
        (X"{{ o1.etaW2UpperLimit|X04 }}", X"{{ o2.etaW2UpperLimit|X04 }}", X"0000", X"0000"), (X"{{ o1.etaW2LowerLimit|X04 }}", X"{{ o2.etaW2LowerLimit|X04 }}", X"0000", X"0000"),
        ({{ o1.phiFullRange }}, {{ o2.phiFullRange }}, false, false),
        (X"{{ o1.phiW1UpperLimit|X04 }}", X"{{ o2.phiW1UpperLimit|X04 }}", X"0000", X"0000"), (X"{{ o1.phiW1LowerLimit|X04 }}", X"{{ o2.phiW1LowerLimit|X04 }}", X"0000", X"0000"),
        ({{ o1.phiW2Ignore }}, {{ o2.phiW2Ignore }}, false, false),
        (X"{{ o1.phiW2UpperLimit|X04 }}", X"{{ o2.phiW2UpperLimit|X04 }}", X"0000", X"0000"), (X"{{ o1.phiW2LowerLimit|X04 }}", X"{{ o2.phiW2LowerLimit|X04 }}", X"0000", X"0000"),
        (X"{{ o1.isolationLUT|X01 }}", X"{{ o2.isolationLUT|X01 }}", X"F", X"F"),
        {{ o3.sliceLow }}, {{ o3.sliceHigh }}, {{ o3.operator }}, {{ o3.type|upper }}_TYPE,
        X"{{ o3.threshold|X04 }}",
        {{ o3.etaFullRange }}, X"{{ o3.etaW1UpperLimit|X04 }}", X"{{ o3.etaW1LowerLimit|X04 }}",
        {{ o3.etaW2Ignore }}, X"{{ o3.etaW2UpperLimit|X04 }}", X"{{ o3.etaW2LowerLimit|X04 }}",
        {{ o3.phiFullRange }}, X"{{ o3.phiW1UpperLimit|X04 }}", X"{{ o3.phiW1LowerLimit|X04 }}",
        {{ o3.phiW2Ignore }}, X"{{ o3.phiW2UpperLimit|X04 }}", X"{{ o3.phiW2LowerLimit|X04 }}",
        X"{{ o3.isolationLUT|X01 }}",
	DETA_DPHI_VECTOR_WIDTH_ALL,
        {{ o1.type|upper }}_{{ o3.type|upper }}_DETA_DPHI_PRECISION,
        {{ condition.diffEtaOrmUpperLimit }}, {{ condition.diffEtaOrmLowerLimit }},
        {{ condition.diffPhiOrmUpperLimit }}, {{ condition.diffPhiOrmLowerLimit }},
        {{ condition.deltaROrmUpperLimit }}, {{ condition.deltaROrmLowerLimit }}, 
	{{ condition.hasTwoBodyPtCut }}, {{ o1.type|upper }}_PT_VECTOR_WIDTH, {{ condition.twoBodyPtThres }}, 
        CALO_SIN_COS_VECTOR_WIDTH, {{ o1.type|upper }}_{{ o1.type|upper }}_PT_PRECISION, {{ o1.type|upper }}_{{ o1.type|upper }}_SIN_COS_PRECISION
    )
    port map(lhc_clk, {{ o1.type|lower }}_bx_{{ o1.bx }}, {{ o3.type|lower }}_bx_{{ o3.bx }}, 
	diff_{{ o1.type|lower }}_{{ o3.type|lower }}_bx_{{ o1.bx }}_bx_{{ o3.bx }}_eta_vector, diff_{{ o1.type|lower }}_{{ o3.type|lower }}_bx_{{ o1.bx }}_bx_{{ o3.bx }}_phi_vector,
        {{ o1.type|lower }}_pt_vector_bx_{{ o1.bx }}, {{ o1.type|lower }}_cos_phi_bx_{{ o1.bx }}, {{ o1.type|lower }}_sin_phi_bx_{{ o1.bx }},
	{{ condition.vhdl_signal }});
  {%- elif o1.type != o2.type %}
{{ condition.vhdl_signal }}_i: entity work.calo_conditions_orm
    generic map(
        {{ condition.hasDetaOrmCut }}, {{ condition.hasDphiOrmCut }}, {{ condition.hasDrOrmCut }},
	{{ o1.sliceLow }}, {{ o1.sliceHigh }},  
	{{ nr_requirements }}, {{ o1.operator }}, {{ o1.type }}_TYPE,
        (X"{{ o1.threshold|X04 }}", X"0000", X"0000", X"0000"),
        ({{ o1.etaFullRange }}, false, false, false),
        (X"{{ o1.etaW1UpperLimit|X04 }}", X"0000", X"0000", X"0000"), (X"{{ o1.etaW1LowerLimit|X04 }}", X"0000", X"0000", X"0000"),
        ({{ o1.etaW2Ignore }}, false, false, false),
        (X"{{ o1.etaW2UpperLimit|X04 }}", X"0000", X"0000", X"0000"), (X"{{ o1.etaW2LowerLimit|X04 }}", X"0000", X"0000", X"0000"),
        ({{ o1.phiFullRange }}, false, false, false),
        (X"{{ o1.phiW1UpperLimit|X04 }}", X"0000", X"0000", X"0000"), (X"{{ o1.phiW1LowerLimit|X04 }}", X"0000", X"0000", X"0000"),
        ({{ o1.phiW2Ignore }}, false, false, false),
        (X"{{ o1.phiW2UpperLimit|X04 }}", X"0000", X"0000", X"0000"), (X"{{ o1.phiW2LowerLimit|X04 }}", X"0000", X"0000", X"0000"),
        (X"{{ o1.isolationLUT|X01 }}", X"F, X"F", X"F"),
        {{ o2.sliceLow }}, {{ o2.sliceHigh }}, {{ o2.operator }}, {{ o2.type|upper }}_TYPE,
        X"{{ o2.threshold|X04 }}",
        {{ o2.etaFullRange }}, X"{{ o2.etaW1UpperLimit|X04 }}", X"{{ o2.etaW1LowerLimit|X04 }}",
        {{ o2.etaW2Ignore }}, X"{{ o2.etaW2UpperLimit|X04 }}", X"{{ o2.etaW2LowerLimit|X04 }}",
        {{ o2.phiFullRange }}, X"{{ o2.phiW1UpperLimit|X04 }}", X"{{ o2.phiW1LowerLimit|X04 }}",
        {{ o2.phiW2Ignore }}, X"{{ o2.phiW2UpperLimit|X04 }}", X"{{ o2.phiW2LowerLimit|X04 }}",
        X"{{ o2.isolationLUT|X01 }}",
	DETA_DPHI_VECTOR_WIDTH_ALL,
        {{ o1.type|upper }}_{{ o2.type|upper }}_DETA_DPHI_PRECISION,
        {{ condition.diffEtaOrmUpperLimit }}, {{ condition.diffEtaOrmLowerLimit }},
        {{ condition.diffPhiOrmUpperLimit }}, {{ condition.diffPhiOrmLowerLimit }},
        {{ condition.deltaROrmUpperLimit }}, {{ condition.deltaROrmLowerLimit }} 
	{{ condition.hasTwoBodyPtCut }}, {{ o1.type|upper }}_PT_VECTOR_WIDTH, {{ condition.twoBodyPtThres }}, 
        CALO_SIN_COS_VECTOR_WIDTH, {{ o1.type|upper }}_{{ o1.type|upper }}_PT_PRECISION, {{ o1.type|upper }}_{{ o1.type|upper }}_SIN_COS_PRECISION
    )
    port map(lhc_clk, {{ o1.type|lower }}_bx_{{ o1.bx }}, {{ o2.type|lower }}_bx_{{ o2.bx }}, 
	diff_{{ o1.type|lower }}_{{ o2.type|lower }}_bx_{{ o1.bx }}_bx_{{ o2.bx }}_eta_vector, diff_{{ o1.type|lower }}_{{ o2.type|lower }}_bx_{{ o1.bx }}_bx_{{ o2.bx }}_phi_vector,
        {{ o1.type|lower }}_pt_vector_bx_{{ o1.bx }}, {{ o1.type|lower }}_cos_phi_bx_{{ o1.bx }}, {{ o1.type|lower }}_sin_phi_bx_{{ o1.bx }},
	{{ condition.vhdl_signal }});
    {%- endif %}
{% endblock instantiate_calo_conditions_orm %}
{# eof #}
