`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 18 2021 16:23:19 KST (Jan 18 2021 07:23:19 UTC)

module st_feature_addr_gen_AndReduction_2S_1U_4_1(in1, out1);
  input [1:0] in1;
  output out1;
  wire [1:0] in1;
  wire out1;
  AND2XL g10(.A (in1[1]), .B (in1[0]), .Y (out1));
endmodule


