/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [19:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [18:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_17z;
  wire [23:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~(celloutsig_1_0z | celloutsig_1_5z);
  assign celloutsig_0_12z = ~(celloutsig_0_0z | celloutsig_0_9z);
  assign celloutsig_0_4z = in_data[19] | celloutsig_0_2z;
  assign celloutsig_1_0z = in_data[115] | in_data[102];
  assign celloutsig_1_5z = celloutsig_1_1z[11] | celloutsig_1_2z;
  assign celloutsig_1_11z = celloutsig_1_4z | celloutsig_1_2z;
  assign celloutsig_0_21z = celloutsig_0_1z[6] | celloutsig_0_16z;
  assign celloutsig_0_31z = celloutsig_0_26z | celloutsig_0_2z;
  assign celloutsig_0_33z = { celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_13z } + { celloutsig_0_14z[1], celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_30z, celloutsig_0_12z, celloutsig_0_0z };
  reg [2:0] _10_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _10_ <= 3'h0;
    else _10_ <= celloutsig_0_33z[2:0];
  assign out_data[2:0] = _10_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_1_1z[2], celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_3z = { in_data[165:164], celloutsig_1_0z, celloutsig_1_2z } / { 1'h1, celloutsig_1_1z[2:0] };
  assign celloutsig_0_11z = { celloutsig_0_8z[9:1], celloutsig_0_10z, celloutsig_0_2z } / { 1'h1, celloutsig_0_8z[12:3] };
  assign celloutsig_0_18z = { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_17z } === { celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[61:56] && in_data[10:5];
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z } && celloutsig_1_3z[2:0];
  assign celloutsig_0_15z = { in_data[43], celloutsig_0_5z, celloutsig_0_12z } && celloutsig_0_11z[10:8];
  assign celloutsig_0_17z = { celloutsig_0_14z, celloutsig_0_4z } || celloutsig_0_3z[7:4];
  assign celloutsig_0_5z = { celloutsig_0_1z[4:3], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z } < { in_data[57:49], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_1z = { in_data[187:174], celloutsig_1_0z } % { 1'h1, in_data[158:145] };
  assign celloutsig_1_18z = { celloutsig_1_13z[6:5], celloutsig_1_1z, celloutsig_1_13z } % { 1'h1, in_data[114:96], celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[13:7], celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_14z = celloutsig_0_1z[3:1] % { 1'h1, celloutsig_0_8z[4:3] };
  assign celloutsig_0_32z = { celloutsig_0_11z[7:2], celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_20z } % { 1'h1, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_31z };
  assign celloutsig_1_13z = { _00_[1:0], _00_, celloutsig_1_11z, celloutsig_1_0z } * { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_17z = { _00_, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z } * { in_data[131:127], celloutsig_1_8z };
  assign celloutsig_0_8z = { in_data[57:51], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z } * { in_data[56:54], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_13z = celloutsig_0_1z[6] ? { celloutsig_0_3z[4:0], celloutsig_0_5z, celloutsig_0_9z } : celloutsig_0_3z[6:0];
  assign celloutsig_0_1z = in_data[74] ? in_data[35:26] : { in_data[87:80], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = celloutsig_0_6z ? in_data[85:83] : { celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_5z };
  assign celloutsig_0_50z = { celloutsig_0_32z[17:13], celloutsig_0_30z, celloutsig_0_12z } != { in_data[9:5], celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_1_15z = { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_9z } != { celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_19z = { celloutsig_0_8z[10:4], celloutsig_0_5z } != { celloutsig_0_13z[4:0], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_1_4z = { celloutsig_1_3z[1:0], celloutsig_1_0z, celloutsig_1_0z } !== { celloutsig_1_3z[3:1], celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_1z[9:7], celloutsig_0_3z } !== { celloutsig_0_3z[6:0], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_2z = & in_data[145:141];
  assign celloutsig_0_9z = & celloutsig_0_8z[12:8];
  assign celloutsig_0_16z = & { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_5z, in_data[94:90] };
  assign celloutsig_1_6z = | { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z[10:6], celloutsig_1_0z };
  assign celloutsig_1_8z = | { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, in_data[155] };
  assign celloutsig_0_2z = ~^ in_data[54:46];
  assign celloutsig_0_10z = ^ { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_30z = ^ celloutsig_0_8z[7:3];
  assign celloutsig_0_3z = { celloutsig_0_1z[7:1], celloutsig_0_0z } ^ { in_data[47:42], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_26z = ~((celloutsig_0_13z[2] & in_data[15]) | celloutsig_0_18z);
  assign { out_data[151:128], out_data[105:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z };
endmodule
