

================================================================
== Vitis HLS Report for 'axil_conv2D_Pipeline_loop_i_loop_j'
================================================================
* Date:           Thu May 29 18:19:07 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.321 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     7402|     7402|  74.020 us|  74.020 us|  7397|  7397|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_i_loop_j  |     7400|     7400|         6|          1|          1|  7396|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.85>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:29]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:27]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %image_out, i64 666, i64 207, i64 1"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %image_out, void @empty_2, i32 0, i32 0, void @empty_10, i32 1, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln27 = store i7 0, i7 %i" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:27]   --->   Operation 15 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln29 = store i7 0, i7 %j" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:29]   --->   Operation 16 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:27]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.67ns)   --->   "%icmp_ln27 = icmp_eq  i13 %indvar_flatten_load, i13 7396" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:27]   --->   Operation 19 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.67ns)   --->   "%add_ln27 = add i13 %indvar_flatten_load, i13 1" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:27]   --->   Operation 20 'add' 'add_ln27' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc61, void %for.cond68.preheader.exitStub" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:27]   --->   Operation 21 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln27 = store i13 %add_ln27, i13 %indvar_flatten" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:27]   --->   Operation 22 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.32>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:29]   --->   Operation 23 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:27]   --->   Operation 24 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.87ns)   --->   "%icmp_ln29 = icmp_eq  i7 %j_load, i7 86" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:29]   --->   Operation 25 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.99ns)   --->   "%select_ln27 = select i1 %icmp_ln29, i7 0, i7 %j_load" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:27]   --->   Operation 26 'select' 'select_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.87ns)   --->   "%add_ln27_1 = add i7 %i_load, i7 1" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:27]   --->   Operation 27 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln27_1 = select i1 %icmp_ln29, i7 %add_ln27_1, i7 %i_load" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:27]   --->   Operation 28 'select' 'select_ln27_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i7 %select_ln27_1" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:29]   --->   Operation 29 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [3/3] (1.05ns) (grouped into DSP with root node add_ln56)   --->   "%mul_ln29 = mul i13 %zext_ln29, i13 86" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:29]   --->   Operation 30 'mul' 'mul_ln29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (1.87ns)   --->   "%j_1 = add i7 %select_ln27, i7 1" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:29]   --->   Operation 31 'add' 'j_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln27 = store i7 %select_ln27_1, i7 %i" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:27]   --->   Operation 32 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln29 = store i7 %j_1, i7 %j" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:29]   --->   Operation 33 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 34 [2/3] (1.05ns) (grouped into DSP with root node add_ln56)   --->   "%mul_ln29 = mul i13 %zext_ln29, i13 86" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:29]   --->   Operation 34 'mul' 'mul_ln29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 35 [1/3] (0.00ns) (grouped into DSP with root node add_ln56)   --->   "%mul_ln29 = mul i13 %zext_ln29, i13 86" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:29]   --->   Operation 35 'mul' 'mul_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i7 %select_ln27" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:56]   --->   Operation 36 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56 = add i13 %mul_ln29, i13 %zext_ln56" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:56]   --->   Operation 37 'add' 'add_ln56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.35>
ST_5 : Operation 38 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56 = add i13 %mul_ln29, i13 %zext_ln56" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:56]   --->   Operation 38 'add' 'add_ln56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i13 %add_ln56" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:56]   --->   Operation 39 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i16 %image_out, i64 0, i64 %zext_ln56_1" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:56]   --->   Operation 40 'getelementptr' 'image_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [2/2] (3.25ns)   --->   "%store_ln56 = store i16 0, i13 %image_out_addr" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:56]   --->   Operation 41 'store' 'store_ln56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>
ST_5 : Operation 47 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_i_loop_j_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7396, i64 7396, i64 7396"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:29]   --->   Operation 44 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/2] (3.25ns)   --->   "%store_ln56 = store i16 0, i13 %image_out_addr" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:56]   --->   Operation 45 'store' 'store_ln56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 7396> <RAM>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body5" [../../simple_cnn/hw_cnn/axil_conv2D.cpp:29]   --->   Operation 46 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.856ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [7]  (1.588 ns)
	'load' operation 13 bit ('indvar_flatten_load', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:27) on local variable 'indvar_flatten' [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln27', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:27) [13]  (1.679 ns)
	'store' operation 0 bit ('store_ln27', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:27) of variable 'add_ln27', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:27 on local variable 'indvar_flatten' [34]  (1.588 ns)

 <State 2>: 6.321ns
The critical path consists of the following:
	'load' operation 7 bit ('j_load', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:29) on local variable 'j', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:29 [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln29', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:29) [21]  (1.870 ns)
	'select' operation 7 bit ('select_ln27', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:27) [22]  (0.993 ns)
	'add' operation 7 bit ('j', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:29) [33]  (1.870 ns)
	'store' operation 0 bit ('store_ln29', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:29) of variable 'j', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:29 on local variable 'j', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:29 [36]  (1.588 ns)

 <State 3>: 1.050ns
The critical path consists of the following:
	'mul' operation 13 bit of DSP[29] ('mul_ln29', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:29) [26]  (1.050 ns)

 <State 4>: 2.100ns
The critical path consists of the following:
	'mul' operation 13 bit of DSP[29] ('mul_ln29', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:29) [26]  (0.000 ns)
	'add' operation 13 bit of DSP[29] ('add_ln56', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:56) [29]  (2.100 ns)

 <State 5>: 5.354ns
The critical path consists of the following:
	'add' operation 13 bit of DSP[29] ('add_ln56', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:56) [29]  (2.100 ns)
	'getelementptr' operation 13 bit ('image_out_addr', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:56) [31]  (0.000 ns)
	'store' operation 0 bit ('store_ln56', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:56) of constant 0 on array 'image_out' [32]  (3.254 ns)

 <State 6>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln56', ../../simple_cnn/hw_cnn/axil_conv2D.cpp:56) of constant 0 on array 'image_out' [32]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
