You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU
GPU Name: 4090
Architecture: Ada Lovelace
• Compute Capability: 8.9
• Number of SMs: 128
• Memory Bandwidth: 1008 GB/s
• TF32 Tensor Core TFLOPS: 82.6 with dense
• BFLOAT16 Tensor Core TFLOPS: 165.2 with dense
• FP16 Tensor Core TFLOPS: 165.2 with dense
• Maximum number of registers per thread: 255
• Maximum threads per block: 1024
• Maximum threads per SM: 1536
• Warp size: 32
• Maximum concurrent warps per SM: 48
• Shared memory capacity per SM: 100 KB
• Maximum shared memory per thread block: 99 KB
• L2 cache (global, all SM shared): 72 MB

[OPTIMIZATION STAGE]

## Current Optimization Stage

**Focus**: Tune BLOCK_M/N/K sizes for balanced data reuse and resource usage.

**NCU Metrics to Check**:
• `sm__warps_active.avg.pct_of_peak_sustained_active`: Warp occupancy (target: >50%)

**Guidelines**:
- Tensor Cores: BLOCK_M/N multiple of 16; BLOCK_K multiple of 8.
- FP32: BLOCK_M/N in [32, 64, 128, 256], BLOCK_K in [16, 32, 64].
- **All BLOCK_SIZE/BLOCK_* must be powers of 2** (16, 32, 64, 128, 256, 512, 1024).
- Avoid oversized tiles (wasted masking); change BLOCK_* only when occupancy or reuse metrics indicate issues.
- If BLOCK sizes are unclear, keep the baseline tile as a valid candidate.

**Autotune Tip (safe)**:
Use a small autotune list (2–4 configs), all being powers of two, and **decorating the @triton.jit kernel**, never the wrapper.



[CURRENT CODE]
```python
import torch
import torch.nn as nn
import triton
import triton.language as tl

@triton.jit
def bmm_kernel_optimized(
    # Pointers to matrices
    A_ptr, B_ptr, C_ptr,
    # Matrix dimensions
    M, N, K,
    # Strides
    stride_Ab, stride_Am, stride_Ak,
    stride_Bb, stride_Bk, stride_Bn,
    stride_Cb, stride_Cm, stride_Cn,
    # Meta-parameters
    BLOCK_SIZE_M: tl.constexpr,
    BLOCK_SIZE_N: tl.constexpr,
    BLOCK_SIZE_K: tl.constexpr,
    GROUP_SIZE_M: tl.constexpr,
):
    """
    Optimized 3D grid BMM kernel with improved occupancy and SM utilization.
    """
    # -----------------------------------------------------------
    # Map 3D program ids to tile coordinates
    # -----------------------------------------------------------
    pid_m = tl.program_id(axis=0)
    pid_n = tl.program_id(axis=1)
    pid_batch = tl.program_id(axis=2)
    
    # Group M dimension for better L2 cache locality
    num_pid_m = tl.cdiv(M, BLOCK_SIZE_M)
    group_id = pid_m // GROUP_SIZE_M
    group_size = tl.minimum(num_pid_m - group_id * GROUP_SIZE_M, GROUP_SIZE_M)
    pid_m_in_group = pid_m % GROUP_SIZE_M
    pid_m = group_id * GROUP_SIZE_M + pid_m_in_group
    
    # -----------------------------------------------------------
    # Create block pointers with precomputed offsets
    # -----------------------------------------------------------
    # A block pointer
    offs_am = pid_m * BLOCK_SIZE_M + tl.arange(0, BLOCK_SIZE_M)
    offs_ak = tl.arange(0, BLOCK_SIZE_K)
    
    # B block pointer  
    offs_bn = pid_n * BLOCK_SIZE_N + tl.arange(0, BLOCK_SIZE_N)
    offs_bk = tl.arange(0, BLOCK_SIZE_K)
    
    # Precompute base pointers for this batch
    A_batch_ptr = A_ptr + pid_batch * stride_Ab
    B_batch_ptr = B_ptr + pid_batch * stride_Bb
    
    # Initialize accumulator
    accumulator = tl.zeros((BLOCK_SIZE_M, BLOCK_SIZE_N), dtype=tl.float32)
    
    # -----------------------------------------------------------
    # Main computation loop with double buffering
    # -----------------------------------------------------------
    for k in range(0, tl.cdiv(K, BLOCK_SIZE_K)):
        # Compute mask for A
        a_mask = (offs_am[:, None] < M) & ((k * BLOCK_SIZE_K + offs_ak[None, :]) < K)
        
        # Load A tile
        A_ptrs = A_batch_ptr + (offs_am[:, None] * stride_Am + 
                               (k * BLOCK_SIZE_K + offs_ak[None, :]) * stride_Ak)
        a = tl.load(A_ptrs, mask=a_mask, other=0.0)
        
        # Compute mask for B
        b_mask = ((k * BLOCK_SIZE_K + offs_bk[:, None]) < K) & (offs_bn[None, :] < N)
        
        # Load B tile
        B_ptrs = B_batch_ptr + ((k * BLOCK_SIZE_K + offs_bk[:, None]) * stride_Bk + 
                                offs_bn[None, :] * stride_Bn)
        b = tl.load(B_ptrs, mask=b_mask, other=0.0)
        
        # Matrix multiplication with Tensor Cores
        accumulator += tl.dot(a, b, allow_tf32=True)
    
    # -----------------------------------------------------------
    # Write back results
    # -----------------------------------------------------------
    offs_cm = pid_m * BLOCK_SIZE_M + tl.arange(0, BLOCK_SIZE_M)
    offs_cn = pid_n * BLOCK_SIZE_N + tl.arange(0, BLOCK_SIZE_N)
    
    C_batch_ptr = C_ptr + pid_batch * stride_Cb
    C_ptrs = C_batch_ptr + (offs_cm[:, None] * stride_Cm + offs_cn[None, :] * stride_Cn)
    
    c_mask = (offs_cm[:, None] < M) & (offs_cn[None, :] < N)
    tl.store(C_ptrs, accumulator, mask=c_mask)

def triton_bmm_optimized(A: torch.Tensor, B: torch.Tensor) -> torch.Tensor:
    """
    Optimized batched matrix multiplication with 3D grid for better parallelism.
    """
    assert A.dim() == 3 and B.dim() == 3, "Inputs must be 3D tensors"
    assert A.shape[0] == B.shape[0], "Batch dimensions must match"
    assert A.shape[2] == B.shape[1], "Inner dimensions must match"
    
    batch_size, M, K = A.shape
    _, _, N = B.shape
    
    # Allocate output tensor
    C = torch.empty((batch_size, M, N), device=A.device, dtype=A.dtype)
    
    # Tensor core optimized parameters for Ada Lovelace (RTX 4090)
    # Using 128x128x32 block for optimal tensor core utilization
    BLOCK_SIZE_M = 128
    BLOCK_SIZE_N = 128
    BLOCK_SIZE_K = 32
    GROUP_SIZE_M = 8
    
    # Use fixed number of warps for optimal occupancy
    num_warps = 8  # 256 threads = 8 warps, good for 1024 threads/block
    
    # 3D grid for maximum parallelism: (M_tiles, N_tiles, batch)
    grid = (
        triton.cdiv(M, BLOCK_SIZE_M),
        triton.cdiv(N, BLOCK_SIZE_N),
        batch_size
    )
    
    # Launch optimized kernel
    bmm_kernel_optimized[grid](
        A, B, C,
        M, N, K,
        A.stride(0), A.stride(1), A.stride(2),
        B.stride(0), B.stride(1), B.stride(2),
        C.stride(0), C.stride(1), C.stride(2),
        BLOCK_SIZE_M=BLOCK_SIZE_M,
        BLOCK_SIZE_N=BLOCK_SIZE_N,
        BLOCK_SIZE_K=BLOCK_SIZE_K,
        GROUP_SIZE_M=GROUP_SIZE_M,
        num_warps=num_warps,
        num_stages=3
    )
    
    return C

class ModelNew(nn.Module):
    """
    Optimized batched matrix multiplication model using 3D grid Triton kernels.
    """
    def __init__(self):
        super(ModelNew, self).__init__()
    
    def forward(self, A: torch.Tensor, B: torch.Tensor) -> torch.Tensor:
        """
        Performs batched matrix multiplication with optimized Triton kernel.
        
        Args:
            A: Input tensor of shape (batch_size, m, k).
            B: Input tensor of shape (batch_size, k, n).
            
        Returns:
            C: Output tensor of shape (batch_size, m, n).
        """
        return triton_bmm_optimized(A, B)
```

[NCU PROFILING METRICS]
{
  "bmm_kernel_optimized": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 44.43,
    "launch__grid_size": 8192,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 16.65,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 42.87,
    "lts__t_sector_hit_rate.pct": 85.29
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

OUTPUT RULES (STRICT):
1. Follow this exact order:
   1. Imports: torch, torch.nn, triton, triton.language as tl
   2. @triton.jit decorated kernel function(s)
   3. Wrapper function(s) for grid calculation and kernel launch
   4. class ModelNew(nn.Module) that calls your kernels
2. Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
