/*
 * T4240QDS RCW for SerDes[1:4] Protocol 1, 28, 6, 12
 *
 * 29G configuration -- 2 RGMII + 7 SGMII + 2 XAUI
 *
 * Frequencies:
 *
 * Sys Clock -- 66.67 Mhz
 * SDREFCLK1_FSEL: 125 MHz
 * SDREFCLK2_FSEL: 125 MHz
 * SDREFCLK3_FSEL: 100 MHz
 * SDREFCLK3_FSEL: 100 MHz
 *
 * Core -- 1666 MHz (Mul 25 )
 * Platform - 600 MHz (Mul 9)
 * DDR -- 1600 MHz (Mul 12 of SW_DDRCLK: 133.33MHz)
 * FMAN1 -- 467 MHz (Cluster group B PLL 2)/3
 * FMAN2 -- 350 MHz (Cluster group B PLL 2)/4
 *
 * Slot  Card
 * 1     XAUI
 * 2     XAUI
 * 3     SGMII
 * 4     SGMII
 * 5     PCIe1 x4
 * 6     SRIO x4
 * 7     PCIe3 x4
 * 8     none
 *
 * RGMII1: FM1@MAC5
 * RGMII2: FM2@MAC5
 *
 * PBI source is I2C, the RCW also works for the PBI source as MMC or eSPI
 */

#include <t4240.rcwi>

SYS_PLL_RAT=9
MEM_PLL_RAT=12
CGA_PLL1_RAT=25
CGA_PLL2_RAT=12
CGA_PLL3_RAT=16
CGB_PLL1_RAT=25
CGB_PLL2_RAT=21
SRDS_PRTCL_S1=1
SRDS_PRTCL_S2=28
SRDS_PRTCL_S3=6
SRDS_PRTCL_S4=12
FM1_MAC_RAT=1
FM2_MAC_RAT=1
SRDS_PLL_REF_CLK_SEL_S2=3
SRDS_PLL_PD_S1=1
SRDS_PLL_PD_S2=1
SRDS_PLL_PD_S3=1
SRDS_DIV_PEX_S3=2
SRDS_DIV_AURORA_S4=1
SRDS_DIV_PEX_S4=2
PBI_SRC=1
BOOT_LOC=24
BOOT_HO=0
SB_EN=0
IFC_MODE=32
HWA_CGB_M1_CLK_SEL=7
DRAM_LAT=1
GP_INFO=3992977646
UART_BASE=6
IRQ_BASE=511
HWA_CGB_M2_CLK_SEL=4

// IFC bus speed work-around
.pbi
write 0x1241c0, 0xf03f3f3f
write 0x1241c4, 0xff003f3f
write 0x124010, 0x00000101
write 0x124130, 0x0000000c
.end

#define A5600_GEN_SD1_2
#define A5600_GEN_SD3_4
#define A5600_SGMII_SD2_1
#define A5600_SGMII_SD2_2
#include "../a005600.rcw"

#include <a006031.rcw>
#include <a005147.rcw>
#include <secure_boot_pbi.rcw>
