#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr 15 12:01:38 2020
# Process ID: 5636
# Current directory: C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.runs/impl_1
# Command line: vivado.exe -log stopwatch.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source stopwatch.tcl -notrace
# Log file: C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.runs/impl_1/stopwatch.vdi
# Journal file: C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source stopwatch.tcl -notrace
Command: link_design -top stopwatch -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 583.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/clock.xdc]
Finished Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/clock.xdc]
Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc]
WARNING: [Vivado 12-584] No ports matched 'red[0]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[1]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[2]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red[3]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[0]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[1]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[2]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green[3]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[0]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[1]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[2]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue[3]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hsync'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vsync'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab4/Lab4.srcs/constrs_1/new/vga.xdc]
Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/accel_DDR.xdc]
WARNING: [Vivado 12-584] No ports matched 'aclMISO'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/accel_DDR.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/accel_DDR.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'aclMOSI'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/accel_DDR.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/accel_DDR.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'aclSCK'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/accel_DDR.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/accel_DDR.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'aclSS'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/accel_DDR.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/accel_DDR.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/accel_DDR.xdc]
Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/keyboard_DDR.xdc]
WARNING: [Vivado 12-584] No ports matched 'ps2_clk'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/keyboard_DDR.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/keyboard_DDR.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2_data'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/keyboard_DDR.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/keyboard_DDR.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/keyboard_DDR.xdc]
Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/led_DDR.xdc]
Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/sound.xdc]
WARNING: [Vivado 12-584] No ports matched 'audPWM'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/sound.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/sound.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audPWM'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/sound.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/sound.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audEn'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/sound.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/sound.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audEn'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/sound.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/sound.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/COMP541/Lab5/Lab5.srcs/constrs_1/new/sound.xdc]
Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/new/reset_DDR.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/new/reset_DDR.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/new/reset_DDR.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/new/reset_DDR.xdc]
Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/new/segdisplay_DDR.xdc]
Finished Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/imports/new/segdisplay_DDR.xdc]
Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/new/buttons_DDR.xdc]
Finished Parsing XDC File [C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.srcs/constrs_1/new/buttons_DDR.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 704.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 41 Warnings, 41 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 708.156 ; gain = 407.348
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.701 . Memory (MB): peak = 724.109 ; gain = 15.953

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1507fb50c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1277.445 ; gain = 553.336

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1507fb50c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1465.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1507fb50c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1465.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 238bfef1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1465.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 238bfef1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1465.324 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 238bfef1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1465.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 238bfef1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1465.324 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1465.324 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 153a2dbaf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1465.324 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 153a2dbaf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1465.324 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 153a2dbaf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1465.324 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1465.324 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 153a2dbaf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1465.324 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 41 Warnings, 41 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1465.324 ; gain = 757.168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1465.324 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1465.324 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.runs/impl_1/stopwatch_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file stopwatch_drc_opted.rpt -pb stopwatch_drc_opted.pb -rpx stopwatch_drc_opted.rpx
Command: report_drc -file stopwatch_drc_opted.rpt -pb stopwatch_drc_opted.pb -rpx stopwatch_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.runs/impl_1/stopwatch_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1465.324 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b34d8094

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1465.324 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1465.324 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5277f07

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.965 . Memory (MB): peak = 1465.324 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a4761b14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1465.324 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a4761b14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1465.324 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a4761b14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1465.324 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 105a95470

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1465.324 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 2 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1465.324 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a41963d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1465.324 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1598b04bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1465.324 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1598b04bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1465.324 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f9d90523

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1465.324 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d767a211

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1465.324 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25024b8c5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1465.324 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1eaff6892

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1465.324 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e56d30a8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1465.324 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e56d30a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1465.324 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 180522077

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1465.324 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 180522077

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1465.324 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b5e949cc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b5e949cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1474.688 ; gain = 9.363
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.236. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fc84dabe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1474.688 ; gain = 9.363
Phase 4.1 Post Commit Optimization | Checksum: fc84dabe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1474.688 ; gain = 9.363

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fc84dabe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1474.688 ; gain = 9.363

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fc84dabe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1474.688 ; gain = 9.363

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1474.688 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 10b863c8b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1474.688 ; gain = 9.363
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10b863c8b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1474.688 ; gain = 9.363
Ending Placer Task | Checksum: dcac3eb7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1474.688 ; gain = 9.363
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 41 Warnings, 41 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1474.688 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1475.695 ; gain = 1.008
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.runs/impl_1/stopwatch_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file stopwatch_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1475.695 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file stopwatch_utilization_placed.rpt -pb stopwatch_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1475.695 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 41 Warnings, 41 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1490.141 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1508.020 ; gain = 17.879
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.runs/impl_1/stopwatch_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bfac45c2 ConstDB: 0 ShapeSum: 1cfff8f5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6df06747

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.711 ; gain = 113.578
Post Restoration Checksum: NetGraph: c3735db NumContArr: 61b9316c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6df06747

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1630.711 ; gain = 113.578

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6df06747

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1636.773 ; gain = 119.641

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6df06747

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1636.773 ; gain = 119.641
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c847f0ba

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1645.793 ; gain = 128.660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.242  | TNS=0.000  | WHS=-0.069 | THS=-1.798 |

Phase 2 Router Initialization | Checksum: 14d2a39aa

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1645.793 ; gain = 128.660

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 199
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 199
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c0ff88d8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1645.824 ; gain = 128.691

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.082  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a3da0d58

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1645.828 ; gain = 128.695
Phase 4 Rip-up And Reroute | Checksum: 1a3da0d58

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1645.828 ; gain = 128.695

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a3da0d58

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1645.828 ; gain = 128.695

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a3da0d58

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1645.828 ; gain = 128.695
Phase 5 Delay and Skew Optimization | Checksum: 1a3da0d58

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1645.828 ; gain = 128.695

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 178cc0064

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1645.828 ; gain = 128.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.161  | TNS=0.000  | WHS=0.209  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 178cc0064

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1645.828 ; gain = 128.695
Phase 6 Post Hold Fix | Checksum: 178cc0064

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1645.828 ; gain = 128.695

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.024938 %
  Global Horizontal Routing Utilization  = 0.0150611 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 178cc0064

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1645.828 ; gain = 128.695

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 178cc0064

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1647.840 ; gain = 130.707

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1942aab4e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1647.840 ; gain = 130.707

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.161  | TNS=0.000  | WHS=0.209  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1942aab4e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1647.840 ; gain = 130.707
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1647.840 ; gain = 130.707

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 41 Warnings, 41 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1647.840 ; gain = 139.820
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1647.840 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1657.723 ; gain = 9.883
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.runs/impl_1/stopwatch_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file stopwatch_drc_routed.rpt -pb stopwatch_drc_routed.pb -rpx stopwatch_drc_routed.rpx
Command: report_drc -file stopwatch_drc_routed.rpt -pb stopwatch_drc_routed.pb -rpx stopwatch_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.runs/impl_1/stopwatch_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file stopwatch_methodology_drc_routed.rpt -pb stopwatch_methodology_drc_routed.pb -rpx stopwatch_methodology_drc_routed.rpx
Command: report_methodology -file stopwatch_methodology_drc_routed.rpt -pb stopwatch_methodology_drc_routed.pb -rpx stopwatch_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Bryce/Desktop/COMP541/FinalProject/FinalProject.runs/impl_1/stopwatch_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file stopwatch_power_routed.rpt -pb stopwatch_power_summary_routed.pb -rpx stopwatch_power_routed.rpx
Command: report_power -file stopwatch_power_routed.rpt -pb stopwatch_power_summary_routed.pb -rpx stopwatch_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
94 Infos, 41 Warnings, 41 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file stopwatch_route_status.rpt -pb stopwatch_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file stopwatch_timing_summary_routed.rpt -pb stopwatch_timing_summary_routed.pb -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file stopwatch_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file stopwatch_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file stopwatch_bus_skew_routed.rpt -pb stopwatch_bus_skew_routed.pb -rpx stopwatch_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Apr 15 12:02:47 2020...
