
synpwrap -msg -prj "Ext10GenDvi_A_synplify.tcl" -log "Ext10GenDvi_A.srf"
Copyright (C) 1992-2020 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.12.0.240.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of Ext10GenDvi_A.srf
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-QU0RURPA

# Tue Mar  9 08:55:17 2021

#Implementation: A


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : A
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : A
Synopsys VHDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@N:"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd":13:7:13:18|Top entity is set to TestVideoTop.
File C:\lscc\diamond\3.12\synpbase\lib\vhd\misc.vhd changed - recompiling
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\Rx.vhd changed - recompiling
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\Tx.vhd changed - recompiling
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\SeqBlk1204.vhd changed - recompiling
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Cnt.vhd changed - recompiling
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Conf.vhd changed - recompiling
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dv i410Request.vhd changed - recompiling
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Sync.vhd changed - recompiling
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Timing.vhd changed - recompiling
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd changed - recompiling
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\UartTss.vhd changed - recompiling
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\Forth.vhd changed - recompiling
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\IpxLpc\Pll125to100x50.vhd changed - recompiling
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Main.vhd changed - recompiling
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd changed - recompiling
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd changed - recompiling
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd":13:7:13:18|Synthesizing work.testvideotop.rtl.
@W: CD326 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd":148:0:148:3|Port startupddr3 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd":148:0:148:3|Port startupddr2 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd":148:0:148:3|Port startupsdr of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd":148:0:148:3|Port startuppcs of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd":148:0:148:3|Port ce1us of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd":148:0:148:3|Port ce1ms of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd":148:0:148:3|Port ce7 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD280 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd":69:10:69:17|Unbound component pmi_fifo mapped to black box
@W: CD326 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd":226:0:226:9|Port almostfull of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd":226:0:226:9|Port almostempty of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd":226:0:226:9|Port full of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd":226:0:226:9|Port empty of entity work.pmi_fifo_work_testvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\TestVideoTop.vhd":69:10:69:17|Synthesizing work.pmi_fifo_work_testvideotop_rtl_0.syn_black_box.
Post processing for work.pmi_fifo_work_testvideotop_rtl_0.syn_black_box
Running optimization stage 1 on pmi_fifo_work_testvideotop_rtl_0 .......
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Main.vhd":6:7:6:12|Synthesizing work.dvi410.rtl.
@W: CD272 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Main.vhd":157:19:157:37|Comparison (=) of different length arrays is always false!
@W: CD638 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Main.vhd":103:7:103:13|Signal sync_vp is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Main.vhd":103:16:103:22|Signal sync_hp is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dv i410Request.vhd":6:7:6:19|Synthesizing work.dvi410request.rtl.
Post processing for work.dvi410request.rtl
Running optimization stage 1 on Dvi410Request .......
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Timing.vhd":6:7:6:18|Synthesizing work.dvi410timing.rtl.
Post processing for work.dvi410timing.rtl
Running optimization stage 1 on Dvi410Timing .......
@W: CL271 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Timing.vhd":25:2:25:3|Pruning unused bits 15 to 6 of bound_sr_6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Timing.vhd":25:2:25:3|Sharing sequential element fifo_rd. Add a syn_preserve attribute to the element to prevent sharing.
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Sync.vhd":6:7:6:16|Synthesizing work.dvi410sync.rtl.
Post processing for work.dvi410sync.rtl
Running optimization stage 1 on Dvi410Sync .......
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Cnt.vhd":6:7:6:15|Synthesizing work.dvi410cnt.rtl.
Post processing for work.dvi410cnt.rtl
Running optimization stage 1 on Dvi410Cnt .......
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Conf.vhd":6:7:6:16|Synthesizing work.dvi410conf.rtl.
Post processing for work.dvi410conf.rtl
Running optimization stage 1 on Dvi410Conf .......
Post processing for work.dvi410.rtl
Running optimization stage 1 on Dvi410 .......
@W: CL240 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Main.vhd":24:8:24:16|Signal PinTfpClk is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd":9:7:9:23|Synthesizing work.i2cmastercommands.rtl.
@W: CD280 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd":51:10:51:17|Unbound component pmi_fifo mapped to black box
@W: CD326 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd":194:0:194:9|Port almostfull of entity work.pmi_fifo_work_testvideotop_rtl_1 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd":194:0:194:9|Port almostempty of entity work.pmi_fifo_work_testvideotop_rtl_1 is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd":51:10:51:17|Synthesizing work.pmi_fifo_work_testvideotop_rtl_1.syn_black_box.
Post processing for work.pmi_fifo_work_testvideotop_rtl_1.syn_black_box
Running optimization stage 1 on pmi_fifo_work_testvideotop_rtl_1 .......
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2CMasterDevice.vhd":6:7:6:21|Synthesizing work.i2cmasterdevice.rtl.
Post processing for work.i2cmasterdevice.rtl
Running optimization stage 1 on I2cMasterDevice .......
Post processing for work.i2cmastercommands.rtl
Running optimization stage 1 on I2cMasterCommands .......
@N: CL189 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd":273:0:273:1|Register bit DeviceIdR(0) is always 1.
@N: CL189 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd":273:0:273:1|Register bit DeviceIdW(0) is always 0.
@N: CL189 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd":112:0:112:1|Register bit CmdState(2) is always 0.
@N: CL189 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd":112:0:112:1|Register bit CmdState(3) is always 0.
@W: CL279 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd":112:0:112:1|Pruning register bits 3 to 2 of CmdState(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd":273:0:273:1|Pruning register bit 0 of DeviceIdR(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd":273:0:273:1|Pruning register bit 0 of DeviceIdW(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\Forth.vhd":33:7:33:11|Synthesizing work.forth.rtl.
@W: CD280 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\Forth.vhd":85:10:85:19|Unbound component pmi_ram_dq mapped to black box
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\Forth.vhd":85:10:85:19|Synthesizing work.pmi_ram_dq_work_testvideotop_rtl_0.syn_black_box.
Post processing for work.pmi_ram_dq_work_testvideotop_rtl_0.syn_black_box
Running optimization stage 1 on pmi_ram_dq_work_testvideotop_rtl_0 .......
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\UartTss.vhd":6:7:6:10|Synthesizing work.uart.rtl.
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\Tx.vhd":59:7:59:8|Synthesizing work.tx.behavioral.
Post processing for work.tx.behavioral
Running optimization stage 1 on Tx .......
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\Rx.vhd":64:7:64:8|Synthesizing work.rx.behavioral.
Post processing for work.rx.behavioral
Running optimization stage 1 on Rx .......
Post processing for work.uart.rtl
Running optimization stage 1 on uart .......
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\ep32Tss.vhd":29:7:29:10|Synthesizing work.ep32.behavioral.
Post processing for work.ep32.behavioral
Running optimization stage 1 on ep32 .......
@W: CL271 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\ep32Tss.vhd":455:3:455:4|Pruning unused bits 31 to 30 of i_4(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.forth.rtl
Running optimization stage 1 on Forth .......
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\SeqBlk1204.vhd":60:7:60:12|Synthesizing work.seqblk.behavioral.
Post processing for work.seqblk.behavioral
Running optimization stage 1 on SeqBlk .......
@W: CL177 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\SeqBlk1204.vhd":236:2:236:3|Sharing sequential element StartupDDR3. Add a syn_preserve attribute to the element to prevent sharing.
@N: CD630 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\IpxLpc\Pll125to100x50.vhd":14:7:14:20|Synthesizing work.pll125to100x50.structure.
@N: CD630 :"C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\ecp3.vhd":1967:10:1967:16|Synthesizing work.ehxpllf.syn_black_box.
Post processing for work.ehxpllf.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\ecp3.vhd":1368:10:1368:12|Synthesizing work.vlo.syn_black_box.
Post processing for work.vlo.syn_black_box
Post processing for work.pll125to100x50.structure
Running optimization stage 1 on Pll125to100x50 .......
Post processing for work.testvideotop.rtl
Running optimization stage 1 on TestVideoTop .......
Running optimization stage 2 on Pll125to100x50 .......
Running optimization stage 2 on SeqBlk .......
@N: CL189 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(6) is always 0.
@N: CL189 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(7) is always 0.
@N: CL189 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(8) is always 0.
@N: CL189 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(9) is always 0.
@W: CL279 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\SeqBlk1204.vhd":149:0:149:1|Pruning register bits 9 to 6 of CntUs(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on ep32 .......
@N: CL134 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\ep32Tss.vhd":455:3:455:4|Found RAM s_stack, depth=32, width=33
@N: CL134 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\ep32Tss.vhd":455:3:455:4|Found RAM r_stack, depth=32, width=33
Running optimization stage 2 on Rx .......
Running optimization stage 2 on Tx .......
Running optimization stage 2 on uart .......
@W: CL246 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\UartTss.vhd":13:4:13:9|Input port bits 31 to 8 of data_i(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Forth120719\VHDL\UartTss.vhd":10:4:10:9|Input read_i is unused.
Running optimization stage 2 on pmi_ram_dq_work_testvideotop_rtl_0 .......
Running optimization stage 2 on Forth .......
Running optimization stage 2 on I2cMasterDevice .......
@N: CL201 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2CMasterDevice.vhd":47:0:47:1|Trying to extract state machine for register State.
Extracted state machine for register State
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Running optimization stage 2 on pmi_fifo_work_testvideotop_rtl_1 .......
Running optimization stage 2 on I2cMasterCommands .......
@W: CL260 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd":112:0:112:1|Pruning register bit 3 of CmdStateD(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd":112:0:112:1|Register bit CmdStateD(2) is always 0.
@W: CL260 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd":112:0:112:1|Pruning register bit 2 of CmdStateD(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd":152:0:152:1|Trying to extract state machine for register State.
@W: CL247 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\I2cMasterCommands.vhd":19:4:19:11|Input port bit 0 of deviceid(7 downto 0) is unused 
Running optimization stage 2 on Dvi410Conf .......
@W: CL246 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Conf.vhd":11:1:11:3|Input port bits 15 to 12 of dat(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on Dvi410Cnt .......
@N: CL135 :"C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\VHDL\Dvi410\Dvi410Cnt.vhd":24:2:24:3|Found sequential shift srst2 with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on Dvi410Sync .......
Running optimization stage 2 on Dvi410Timing .......
Running optimization stage 2 on Dvi410Request .......
Running optimization stage 2 on Dvi410 .......
Running optimization stage 2 on pmi_fifo_work_testvideotop_rtl_0 .......
Running optimization stage 2 on TestVideoTop .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\Diamond1.4\A\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 123MB peak: 142MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Tue Mar  9 08:55:21 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : A
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\Diamond1.4\A\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar  9 08:55:21 2021

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\Diamond1.4\A\synwork\Ext10GenDvi_A_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Tue Mar  9 08:55:21 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : A
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\Diamond1.4\A\synwork\Ext10GenDvi_A_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar  9 08:55:22 2021

###########################################################]
Premap Report

# Tue Mar  9 08:55:22 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : A
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\Diamond1.4\A\Ext10GenDvi_A_scck.rpt 
See clock summary report "C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\Diamond1.4\A\Ext10GenDvi_A_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@W: BN132 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Removing sequential instance uMaster.DeviceIdW[7:1] because it is equivalent to instance uMaster.DeviceIdR[7:1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\seqblk1204.vhd":133:2:133:3|Removing sequential instance Ce7 (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\seqblk1204.vhd":167:0:167:1|Removing sequential instance Ce1ms (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\seqblk1204.vhd":198:2:198:3|Removing sequential instance StartupPCS[1:0] (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\seqblk1204.vhd":214:2:214:3|Removing sequential instance StartupSDR (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\seqblk1204.vhd":225:2:225:3|Removing sequential instance StartupDDR2 (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":132:0:132:1|Removing sequential instance Done (in view: work.I2cMasterCommands(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\seqblk1204.vhd":133:2:133:3|Removing sequential instance Cnt7[11:0] (in view: work.SeqBlk(behavioral)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\seqblk1204.vhd":167:0:167:1|Removing sequential instance CntMs[9:0] (in view: work.SeqBlk(behavioral)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\seqblk1204.vhd":149:0:149:1|Removing sequential instance CntUs[5:0] (in view: work.SeqBlk(behavioral)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\seqblk1204.vhd":149:0:149:1|Removing sequential instance Ce (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine State[0:10] (in view: work.I2cMasterDevice(rtl))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
@N: FX493 |Applying initial value "1" on instance State[10].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance State[9].
@N: FX493 |Applying initial value "0" on instance State[8].
@N: FX493 |Applying initial value "0" on instance State[7].
@N: FX493 |Applying initial value "0" on instance State[6].
@N: FX493 |Applying initial value "0" on instance State[5].
@N: FX493 |Applying initial value "0" on instance State[4].
@N: FX493 |Applying initial value "0" on instance State[3].
@N: FX493 |Applying initial value "0" on instance State[2].
@N: FX493 |Applying initial value "0" on instance State[1].
@N: FX493 |Applying initial value "0" on instance State[0].

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 177MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 177MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 178MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 178MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist TestVideoTop 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 178MB)



Clock Summary
******************

          Start                                   Requested     Requested     Clock        Clock                   Clock
Level     Clock                                   Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------
0 -       System                                  200.0 MHz     5.000         system       system_clkgroup         0    
                                                                                                                        
0 -       Pll125to100x50|CLKOK_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_1     706  
                                                                                                                        
0 -       Pll125to100x50|CLKOP_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0     225  
========================================================================================================================



Clock Load Summary
***********************

                                        Clock     Source                            Clock Pin          Non-clock Pin     Non-clock Pin         
Clock                                   Load      Pin                               Seq Example        Seq Example       Comb Example          
-----------------------------------------------------------------------------------------------------------------------------------------------
System                                  0         -                                 -                  -                 -                     
                                                                                                                                               
Pll125to100x50|CLKOK_inferred_clock     706       uPll.PLLInst_0.CLKOK(EHXPLLF)     RdLen[7:0].C       -                 uForth.m_clk.I[0](inv)
                                                                                                                                               
Pll125to100x50|CLKOP_inferred_clock     225       uPll.PLLInst_0.CLKOP(EHXPLLF)     DviDat[23:0].C     -                 PinTfpClkN.I[0](inv)  
===============================================================================================================================================

@W: MT529 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\dvi410\dvi410cnt.vhd":24:2:24:3|Found inferred clock Pll125to100x50|CLKOP_inferred_clock which controls 225 sequential elements including uDvi.U_gen_cnt.srst2_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\seqblk1204.vhd":97:2:97:3|Found inferred clock Pll125to100x50|CLKOK_inferred_clock which controls 706 sequential elements including uSeq.lCnt32[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 867 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element          Drive Element Type     Fanout     Sample Instance
--------------------------------------------------------------------------------------------
@KP:ckid0_0       uPll.PLLInst_0.CLKOP     EHXPLLF                225        DatR[7:0]      
@KP:ckid0_1       uPll.PLLInst_0.CLKOK     EHXPLLF                642        Timer[31:0]    
============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 178MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 178MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 92MB peak: 179MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar  9 08:55:24 2021

###########################################################]
Map & Optimize Report

# Tue Mar  9 08:55:24 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : A
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.addr_sel_1[6:0] (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|Found ROM decode\.addr_sel_1[6:0] (in view: work.ep32(behavioral)) with 29 words by 7 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 176MB)

@N: MO231 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\seqblk1204.vhd":97:2:97:3|Found counter in view:work.TestVideoTop(rtl) instance uSeq.lCnt32[31:0] 
@N: MF135 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|RAM sync\.r_stack[32:0] (in view: work.ep32(behavioral)) is 32 words by 33 bits.
@N: MF135 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|RAM sync\.s_stack[32:0] (in view: work.ep32(behavioral)) is 32 words by 33 bits.
@N: MO231 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Found counter in view:work.ep32(behavioral) instance r[32:0] 
@W: BN132 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[6] because it is equivalent to instance uMaster.DeviceIdR[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[5] because it is equivalent to instance uMaster.DeviceIdR[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[7] because it is equivalent to instance uMaster.DeviceIdR[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[3] because it is equivalent to instance uMaster.DeviceIdR[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Removing instance uMaster.DeviceIdR[2] because it is equivalent to instance uMaster.DeviceIdR[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":183:58:183:72|Found 8 by 8 bit equality operator ('==') pLowLevelFSM\.un73_state (in view: work.I2cMasterCommands(rtl))
@N: BN362 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Removing sequential instance DeviceIdR[1] (in view: work.I2cMasterCommands(rtl)) because it does not drive other instances.
@N: MF179 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\dvi410\dvi410cnt.vhd":37:10:37:21|Found 12 by 12 bit equality operator ('==') gen_cnt_vh\.un12_cnth (in view: work.Dvi410Cnt(rtl))
@N: MF179 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\dvi410\dv i410request.vhd":40:7:40:19|Found 12 by 12 bit equality operator ('==') gen_dvi_domain\.cnt_v (in view: work.Dvi410Request(rtl))
@N: MF179 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\dvi410\dv i410request.vhd":55:7:55:18|Found 12 by 12 bit equality operator ('==') gen_dvi_domain\.un2_cnt_v (in view: work.Dvi410Request(rtl))
@N: MF179 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\dvi410\dv i410request.vhd":60:7:60:18|Found 12 by 12 bit equality operator ('==') gen_dvi_domain\.un3_cnt_v (in view: work.Dvi410Request(rtl))
@N: MF794 |RAM sync\.r_stack[32:0] required 32 registers during mapping 
@N: MF794 |RAM sync\.s_stack[32:0] required 32 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 189MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 204MB peak: 204MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 196MB peak: 208MB)

@N: FA113 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":193:8:193:9|Pipelining module un1_FCnt_2[7:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":260:2:260:3|Pushed in register DatB[7:0].
@N: MF169 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":260:2:260:3|Pushed in register DviDat[23:0].
@N: FA113 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":193:8:193:9|Pipelining module un1_DatB_2[7:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":260:2:260:3|Pushed in register DatG[7:0].
@N: MF169 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":260:2:260:3|Pushed in register DviDat[23:0].
@N: FA113 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":456:2:456:3|Pipelining module un1_rp1[4:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Pushed in register rp1[4:0].
@N: FA113 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":456:2:456:3|Pipelining module un1_sp1[4:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Pushed in register sp1[4:0].

Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:06s; Memory used current: 203MB peak: 208MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 238MB peak: 238MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 238MB peak: 238MB)

@N: BN362 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\forth.vhd":156:2:156:3|Removing sequential instance uForth.ItVec (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":241:2:241:3|Removing sequential instance uForth.cpu1.intset (in view: work.TestVideoTop(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Removing sequential instance uForth.cpu1.inten (in view: work.TestVideoTop(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 238MB peak: 238MB)

@N: FX1019 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\dvi410\dvi410cnt.vhd":24:2:24:3|Adding ASYNC_REG property on synchronizing instance uDvi.U_gen_cnt.srst0 (in view: work.TestVideoTop(rtl)).

Finished technology mapping (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 315MB peak: 315MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -6.64ns		2013 /       942
   2		0h:00m:11s		    -6.65ns		2015 /       942
   3		0h:00m:11s		    -6.65ns		2013 /       942
@N: FX1019 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\dvi410\dvi410cnt.vhd":24:2:24:3|Adding ASYNC_REG property on synchronizing instance uDvi.U_gen_cnt.srst0 (in view: work.TestVideoTop(rtl)).
@N: FX271 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\seqblk1204.vhd":187:2:187:3|Replicating instance uSeq.lSRst (in view: work.TestVideoTop(rtl)) with 437 loads 1 time to improve timing.
@N: FX271 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Replicating instance uForth.cpu1.slot[1] (in view: work.TestVideoTop(rtl)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Replicating instance uForth.cpu1.slot[0] (in view: work.TestVideoTop(rtl)) with 17 loads 1 time to improve timing.
@N: FX271 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\dvi410\dvi410conf.vhd":153:2:153:3|Replicating instance uDvi.U_conf.wed (in view: work.TestVideoTop(rtl)) with 126 loads 3 times to improve timing.
@N: FX271 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\dvi410\dvi410conf.vhd":201:4:201:5|Replicating instance uDvi.U_conf.gen_conf\.form_vln_15[8] (in view: work.TestVideoTop(rtl)) with 3 loads 2 time(s) to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 7 LUTs via timing driven replication

   4		0h:00m:12s		    -5.88ns		2047 /       948
   5		0h:00m:12s		    -5.39ns		2050 /       948
   6		0h:00m:12s		    -5.86ns		2050 /       948
   7		0h:00m:12s		    -4.74ns		2051 /       948


   8		0h:00m:13s		    -4.01ns		2089 /       948
   9		0h:00m:13s		    -3.80ns		2091 /       948
  10		0h:00m:13s		    -4.07ns		2095 /       948
  11		0h:00m:13s		    -3.71ns		2095 /       948
  12		0h:00m:13s		    -3.89ns		2099 /       948
  13		0h:00m:13s		    -3.64ns		2102 /       948
  14		0h:00m:13s		    -3.76ns		2104 /       948

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 315MB peak: 316MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Generating RAM uForth.cpu1.sync\.r_stack[32:0]
@N: FO126 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Generating RAM uForth.cpu1.sync\.s_stack[32:0]
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register RdLen_7_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register RdLen_6_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register RdLen_5_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register RdLen_4_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register RdLen_3_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register RdLen_2_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register RdLen_1_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register RdLen_0_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_31_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_30_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_29_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_28_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_27_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_26_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_25_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_24_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_23_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_22_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_21_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_20_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_19_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_18_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_17_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_16_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_15_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_14_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_13_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_12_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_11_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_10_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_9_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_8_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_7_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_6_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_5_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_4_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_3_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_2_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_1_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg1_0_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_31_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_30_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_29_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_28_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_27_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_26_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_25_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_24_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_23_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_22_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_21_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_20_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_19_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_18_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_17_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_16_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_15_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_14_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_13_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_12_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_11_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_10_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_9_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_8_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_7_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_6_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_5_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_4_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_3_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_2_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_1_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":167:2:167:3|Boundary register MiscReg2_0_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\dvi410\dvi410conf.vhd":200:2:200:3|Boundary register uDvi.U_conf.form_pol_1_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\dvi410\dvi410conf.vhd":200:2:200:3|Boundary register uDvi.U_conf.form_pol_0_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_7_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_6_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_5_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_4_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_3_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_2_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_1_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":273:0:273:1|Boundary register uMaster.lAddress_0_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmasterdevice.vhd":150:0:150:1|Boundary register uMaster.uDevice.lScl.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_29_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_28_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_27_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_26_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_25_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_24_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_23_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_22_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_21_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_20_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_19_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_18_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_17_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_16_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_15_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_14_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Boundary register uForth.cpu1.i_13_.fb (in view: work.TestVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Only the first 100 messages of id 'BN291' are reported. To see all messages use 'report_messages -log C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\Diamond1.4\A\synlog\Ext10GenDvi_A_fpga_mapper.srr -id BN291' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN291} -count unlimited' in the Tcl shell.

Finished restoring hierarchy (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 316MB peak: 316MB)


Start Writing Netlists (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 277MB peak: 316MB)

Writing Analyst data base C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\Diamond1.4\A\synwork\Ext10GenDvi_A_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 313MB peak: 316MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\Diamond1.4\A\Ext10GenDvi_A.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 319MB peak: 319MB)


Start final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 313MB peak: 320MB)

@W: MT246 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\testvideotop.vhd":226:0:226:9|Blackbox pmi_fifo_work_testvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\i2cmastercommands.vhd":194:0:194:9|Blackbox pmi_fifo_work_testvideotop_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\vhdl\forth120719\vhdl\forth.vhd":229:0:229:8|Blackbox pmi_ram_dq_work_testvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\cypri\documents\git\pge\05_custumerrelationship\projetsdiamonds\genvideo\ipxlpc\pll125to100x50.vhd":68:4:68:12|Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock Pll125to100x50|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on net uPll.PinTfpClkP_c.
@W: MT420 |Found inferred clock Pll125to100x50|CLKOK_inferred_clock with period 5.00ns. Please declare a user-defined clock on net uPll.Clk50.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Mar  9 08:55:40 2021
#


Top view:               TestVideoTop
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -5.490

                                        Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------
Pll125to100x50|CLKOK_inferred_clock     200.0 MHz     95.3 MHz      5.000         10.490        -5.490     inferred     Inferred_clkgroup_1
Pll125to100x50|CLKOP_inferred_clock     200.0 MHz     175.0 MHz     5.000         5.715         -0.715     inferred     Inferred_clkgroup_0
System                                  200.0 MHz     355.4 MHz     5.000         2.814         2.186      system       system_clkgroup    
===========================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
System                               System                               |  5.000       2.186   |  No paths    -      |  No paths    -      |  No paths    -    
System                               Pll125to100x50|CLKOK_inferred_clock  |  5.000       0.762   |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOP_inferred_clock  System                               |  5.000       1.265   |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOP_inferred_clock  Pll125to100x50|CLKOP_inferred_clock  |  5.000       -0.715  |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOP_inferred_clock  Pll125to100x50|CLKOK_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOK_inferred_clock  System                               |  5.000       -3.436  |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOK_inferred_clock  Pll125to100x50|CLKOP_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to100x50|CLKOK_inferred_clock  Pll125to100x50|CLKOK_inferred_clock  |  5.000       -5.490  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Pll125to100x50|CLKOK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                     Arrival           
Instance                     Reference                               Type        Pin     Net              Time        Slack 
                             Clock                                                                                          
----------------------------------------------------------------------------------------------------------------------------
uForth.cpu1.slot[1]          Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       slot[1]          0.913       -5.490
uForth.cpu1.i[15]            Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     Q       i[15]            0.770       -5.347
uForth.cpu1.i[17]            Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     Q       i[17]            0.770       -5.345
uForth.cpu1.i[27]            Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     Q       i[27]            0.721       -5.298
uForth.cpu1.i[29]            Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     Q       i[29]            0.721       -5.296
uForth.cpu1.slot_fast[0]     Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       slot_fast[0]     0.867       -5.288
uForth.cpu1.sp[4]            Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       sp[4]            0.970       -5.202
uForth.cpu1.i[12]            Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     Q       i[12]            0.770       -5.191
uForth.cpu1.i[18]            Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     Q       i[18]            0.770       -5.191
uForth.cpu1.sp[1]            Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     Q       sp[1]            0.947       -5.178
============================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                 Required           
Instance                Reference                               Type        Pin     Net          Time         Slack 
                        Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------
uDvi.U_conf.dat0016     Pll125to100x50|CLKOK_inferred_clock     FD1S3IX     D       N_169        4.948        -5.490
uDvi.U_conf.dat011A     Pll125to100x50|CLKOK_inferred_clock     FD1S3AX     D       un25_add     4.948        -5.490
uDvi.U_conf.dat011C     Pll125to100x50|CLKOK_inferred_clock     FD1S3AX     D       un27_add     4.948        -5.490
uDvi.U_conf.dat032B     Pll125to100x50|CLKOK_inferred_clock     FD1S3AX     D       un71_add     4.948        -5.490
uDvi.U_conf.dat0116     Pll125to100x50|CLKOK_inferred_clock     FD1S3AX     D       un21_add     4.948        -5.490
uDvi.U_conf.dat0118     Pll125to100x50|CLKOK_inferred_clock     FD1S3AX     D       un23_add     4.948        -5.490
uForth.cpu1.t[1]        Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       t_in[1]      5.288        -5.202
uForth.cpu1.t[3]        Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       t_in[3]      5.288        -5.202
uForth.cpu1.t[9]        Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       t_in[9]      5.288        -5.202
uForth.cpu1.t[10]       Pll125to100x50|CLKOK_inferred_clock     FD1P3IX     D       t_in[10]     5.288        -5.202
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.948

    - Propagation time:                      10.438
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.490

    Number of logic level(s):                15
    Starting point:                          uForth.cpu1.slot[1] / Q
    Ending point:                            uDvi.U_conf.dat0016 / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                 Pin      Pin               Arrival      No. of    
Name                                                              Type         Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
uForth.cpu1.slot[1]                                               FD1S3IX      Q        Out     0.913     0.913 r      -         
slot[1]                                                           Net          -        -       -         -            14        
uForth.cpu1.code_2[3]                                             ORCALUT4     C        In      0.000     0.913 r      -         
uForth.cpu1.code_2[3]                                             ORCALUT4     Z        Out     0.656     1.569 r      -         
N_696                                                             Net          -        -       -         -            1         
uForth.cpu1.code_3[3]                                             ORCALUT4     B        In      0.000     1.569 r      -         
uForth.cpu1.code_3[3]                                             ORCALUT4     Z        Out     0.656     2.224 r      -         
N_702                                                             Net          -        -       -         -            1         
uForth.cpu1.code_5[3]                                             PFUMX        BLUT     In      0.000     2.224 r      -         
uForth.cpu1.code_5[3]                                             PFUMX        Z        Out     0.410     2.635 r      -         
code[3]                                                           Net          -        -       -         -            28        
uForth.cpu1.code_3_RNIOO601[4]                                    ORCALUT4     B        In      0.000     2.635 r      -         
uForth.cpu1.code_3_RNIOO601[4]                                    ORCALUT4     Z        Out     0.656     3.290 r      -         
code_3_RNIOO601[4]                                                Net          -        -       -         -            1         
uForth.cpu1.slot_RNIBBQ52[2]                                      PFUMX        BLUT     In      0.000     3.290 r      -         
uForth.cpu1.slot_RNIBBQ52[2]                                      PFUMX        Z        Out     0.414     3.704 r      -         
addr_sel_1                                                        Net          -        -       -         -            30        
uForth.cpu1.p_RNIRJBN2[6]                                         ORCALUT4     A        In      0.000     3.704 r      -         
uForth.cpu1.p_RNIRJBN2[6]                                         ORCALUT4     Z        Out     0.845     4.549 r      -         
un10_N_4                                                          Net          -        -       -         -            13        
uForth.PeekDat_iv_0_0_a2_5_0_a2[0]                                ORCALUT4     C        In      0.000     4.549 r      -         
uForth.PeekDat_iv_0_0_a2_5_0_a2[0]                                ORCALUT4     Z        Out     0.831     5.380 r      -         
N_440                                                             Net          -        -       -         -            10        
uForth.PeekDat_iv_0_0_a2_5_a2_RNICINK4_0[0]                       ORCALUT4     A        In      0.000     5.380 r      -         
uForth.PeekDat_iv_0_0_a2_5_a2_RNICINK4_0[0]                       ORCALUT4     Z        Out     0.656     6.036 f      -         
g0_5_1                                                            Net          -        -       -         -            1         
uForth.PeekDat_iv_0_0_a2_7_RNI34QIC[0]                            ORCALUT4     C        In      0.000     6.036 f      -         
uForth.PeekDat_iv_0_0_a2_7_RNI34QIC[0]                            ORCALUT4     Z        Out     0.872     6.907 r      -         
N_80                                                              Net          -        -       -         -            23        
uForth.un1_cpu_data_o_mb_bm[31]                                   ORCALUT4     A        In      0.000     6.907 r      -         
uForth.un1_cpu_data_o_mb_bm[31]                                   ORCALUT4     Z        Out     0.656     7.563 f      -         
un1_cpu_data_o_mb_bm[31]                                          Net          -        -       -         -            1         
uForth.un1_cpu_data_o_mb[31]                                      PFUMX        ALUT     In      0.000     7.563 f      -         
uForth.un1_cpu_data_o_mb[31]                                      PFUMX        Z        Out     0.340     7.902 f      -         
un1_cpu_data_o_m2[31]                                             Net          -        -       -         -            7         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1              ORCALUT4     B        In      0.000     7.902 f      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1              ORCALUT4     Z        Out     0.704     8.607 r      -         
un59_add_0_a2_0_a2_3_5_3_1                                        Net          -        -       -         -            2         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95     ORCALUT4     C        In      0.000     8.607 r      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95     ORCALUT4     Z        Out     0.656     9.262 r      -         
un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95                               Net          -        -       -         -            1         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_0_RNI9PGE5     ORCALUT4     A        In      0.000     9.262 r      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_0_RNI9PGE5     ORCALUT4     Z        Out     0.801     10.064 r     -         
N_112                                                             Net          -        -       -         -            6         
uDvi.U_conf.gen_conf_add\.un5_add_0_a2_0_a2_0                     ORCALUT4     A        In      0.000     10.064 r     -         
uDvi.U_conf.gen_conf_add\.un5_add_0_a2_0_a2_0                     ORCALUT4     Z        Out     0.374     10.438 r     -         
N_169                                                             Net          -        -       -         -            1         
uDvi.U_conf.dat0016                                               FD1S3IX      D        In      0.000     10.438 r     -         
=================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.948

    - Propagation time:                      10.438
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.490

    Number of logic level(s):                15
    Starting point:                          uForth.cpu1.slot[1] / Q
    Ending point:                            uDvi.U_conf.dat0016 / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                 Pin      Pin               Arrival      No. of    
Name                                                              Type         Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
uForth.cpu1.slot[1]                                               FD1S3IX      Q        Out     0.913     0.913 r      -         
slot[1]                                                           Net          -        -       -         -            14        
uForth.cpu1.code_2[3]                                             ORCALUT4     C        In      0.000     0.913 r      -         
uForth.cpu1.code_2[3]                                             ORCALUT4     Z        Out     0.656     1.569 r      -         
N_696                                                             Net          -        -       -         -            1         
uForth.cpu1.code_3[3]                                             ORCALUT4     B        In      0.000     1.569 r      -         
uForth.cpu1.code_3[3]                                             ORCALUT4     Z        Out     0.656     2.224 r      -         
N_702                                                             Net          -        -       -         -            1         
uForth.cpu1.code_5[3]                                             PFUMX        BLUT     In      0.000     2.224 r      -         
uForth.cpu1.code_5[3]                                             PFUMX        Z        Out     0.410     2.635 r      -         
code[3]                                                           Net          -        -       -         -            28        
uForth.cpu1.code_4_RNIQUC21[4]                                    ORCALUT4     B        In      0.000     2.635 r      -         
uForth.cpu1.code_4_RNIQUC21[4]                                    ORCALUT4     Z        Out     0.656     3.290 r      -         
code_4_RNIQUC21[4]                                                Net          -        -       -         -            1         
uForth.cpu1.slot_RNIBBQ52[2]                                      PFUMX        ALUT     In      0.000     3.290 r      -         
uForth.cpu1.slot_RNIBBQ52[2]                                      PFUMX        Z        Out     0.414     3.704 r      -         
addr_sel_1                                                        Net          -        -       -         -            30        
uForth.cpu1.p_RNIRJBN2[6]                                         ORCALUT4     A        In      0.000     3.704 r      -         
uForth.cpu1.p_RNIRJBN2[6]                                         ORCALUT4     Z        Out     0.845     4.549 r      -         
un10_N_4                                                          Net          -        -       -         -            13        
uForth.PeekDat_iv_0_0_a2_5_0_a2[0]                                ORCALUT4     C        In      0.000     4.549 r      -         
uForth.PeekDat_iv_0_0_a2_5_0_a2[0]                                ORCALUT4     Z        Out     0.831     5.380 r      -         
N_440                                                             Net          -        -       -         -            10        
uForth.PeekDat_iv_0_0_a2_5_a2_RNICINK4_0[0]                       ORCALUT4     A        In      0.000     5.380 r      -         
uForth.PeekDat_iv_0_0_a2_5_a2_RNICINK4_0[0]                       ORCALUT4     Z        Out     0.656     6.036 f      -         
g0_5_1                                                            Net          -        -       -         -            1         
uForth.PeekDat_iv_0_0_a2_7_RNI34QIC[0]                            ORCALUT4     C        In      0.000     6.036 f      -         
uForth.PeekDat_iv_0_0_a2_7_RNI34QIC[0]                            ORCALUT4     Z        Out     0.872     6.907 r      -         
N_80                                                              Net          -        -       -         -            23        
uForth.un1_cpu_data_o_mb_bm[31]                                   ORCALUT4     A        In      0.000     6.907 r      -         
uForth.un1_cpu_data_o_mb_bm[31]                                   ORCALUT4     Z        Out     0.656     7.563 f      -         
un1_cpu_data_o_mb_bm[31]                                          Net          -        -       -         -            1         
uForth.un1_cpu_data_o_mb[31]                                      PFUMX        ALUT     In      0.000     7.563 f      -         
uForth.un1_cpu_data_o_mb[31]                                      PFUMX        Z        Out     0.340     7.902 f      -         
un1_cpu_data_o_m2[31]                                             Net          -        -       -         -            7         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1              ORCALUT4     B        In      0.000     7.902 f      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1              ORCALUT4     Z        Out     0.704     8.607 r      -         
un59_add_0_a2_0_a2_3_5_3_1                                        Net          -        -       -         -            2         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95     ORCALUT4     C        In      0.000     8.607 r      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95     ORCALUT4     Z        Out     0.656     9.262 r      -         
un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95                               Net          -        -       -         -            1         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_0_RNI9PGE5     ORCALUT4     A        In      0.000     9.262 r      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_0_RNI9PGE5     ORCALUT4     Z        Out     0.801     10.064 r     -         
N_112                                                             Net          -        -       -         -            6         
uDvi.U_conf.gen_conf_add\.un5_add_0_a2_0_a2_0                     ORCALUT4     A        In      0.000     10.064 r     -         
uDvi.U_conf.gen_conf_add\.un5_add_0_a2_0_a2_0                     ORCALUT4     Z        Out     0.374     10.438 r     -         
N_169                                                             Net          -        -       -         -            1         
uDvi.U_conf.dat0016                                               FD1S3IX      D        In      0.000     10.438 r     -         
=================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.948

    - Propagation time:                      10.438
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.490

    Number of logic level(s):                15
    Starting point:                          uForth.cpu1.slot[1] / Q
    Ending point:                            uDvi.U_conf.dat032B / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                 Pin      Pin               Arrival      No. of    
Name                                                              Type         Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
uForth.cpu1.slot[1]                                               FD1S3IX      Q        Out     0.913     0.913 r      -         
slot[1]                                                           Net          -        -       -         -            14        
uForth.cpu1.code_2[3]                                             ORCALUT4     C        In      0.000     0.913 r      -         
uForth.cpu1.code_2[3]                                             ORCALUT4     Z        Out     0.656     1.569 r      -         
N_696                                                             Net          -        -       -         -            1         
uForth.cpu1.code_3[3]                                             ORCALUT4     B        In      0.000     1.569 r      -         
uForth.cpu1.code_3[3]                                             ORCALUT4     Z        Out     0.656     2.224 r      -         
N_702                                                             Net          -        -       -         -            1         
uForth.cpu1.code_5[3]                                             PFUMX        BLUT     In      0.000     2.224 r      -         
uForth.cpu1.code_5[3]                                             PFUMX        Z        Out     0.410     2.635 r      -         
code[3]                                                           Net          -        -       -         -            28        
uForth.cpu1.code_3_RNIOO601[4]                                    ORCALUT4     B        In      0.000     2.635 r      -         
uForth.cpu1.code_3_RNIOO601[4]                                    ORCALUT4     Z        Out     0.656     3.290 r      -         
code_3_RNIOO601[4]                                                Net          -        -       -         -            1         
uForth.cpu1.slot_RNIBBQ52[2]                                      PFUMX        BLUT     In      0.000     3.290 r      -         
uForth.cpu1.slot_RNIBBQ52[2]                                      PFUMX        Z        Out     0.414     3.704 r      -         
addr_sel_1                                                        Net          -        -       -         -            30        
uForth.cpu1.p_RNIRJBN2[6]                                         ORCALUT4     A        In      0.000     3.704 r      -         
uForth.cpu1.p_RNIRJBN2[6]                                         ORCALUT4     Z        Out     0.845     4.549 r      -         
un10_N_4                                                          Net          -        -       -         -            13        
uForth.PeekDat_iv_0_0_a2_5_0_a2[0]                                ORCALUT4     C        In      0.000     4.549 r      -         
uForth.PeekDat_iv_0_0_a2_5_0_a2[0]                                ORCALUT4     Z        Out     0.831     5.380 r      -         
N_440                                                             Net          -        -       -         -            10        
uForth.PeekDat_iv_0_0_a2_5_a2_RNICINK4_0[0]                       ORCALUT4     A        In      0.000     5.380 r      -         
uForth.PeekDat_iv_0_0_a2_5_a2_RNICINK4_0[0]                       ORCALUT4     Z        Out     0.656     6.036 f      -         
g0_5_1                                                            Net          -        -       -         -            1         
uForth.PeekDat_iv_0_0_a2_7_RNI34QIC[0]                            ORCALUT4     C        In      0.000     6.036 f      -         
uForth.PeekDat_iv_0_0_a2_7_RNI34QIC[0]                            ORCALUT4     Z        Out     0.872     6.907 r      -         
N_80                                                              Net          -        -       -         -            23        
uForth.un1_cpu_data_o_mb_bm[31]                                   ORCALUT4     A        In      0.000     6.907 r      -         
uForth.un1_cpu_data_o_mb_bm[31]                                   ORCALUT4     Z        Out     0.656     7.563 f      -         
un1_cpu_data_o_mb_bm[31]                                          Net          -        -       -         -            1         
uForth.un1_cpu_data_o_mb[31]                                      PFUMX        ALUT     In      0.000     7.563 f      -         
uForth.un1_cpu_data_o_mb[31]                                      PFUMX        Z        Out     0.340     7.902 f      -         
un1_cpu_data_o_m2[31]                                             Net          -        -       -         -            7         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1              ORCALUT4     B        In      0.000     7.902 f      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1              ORCALUT4     Z        Out     0.704     8.607 r      -         
un59_add_0_a2_0_a2_3_5_3_1                                        Net          -        -       -         -            2         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95     ORCALUT4     C        In      0.000     8.607 r      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95     ORCALUT4     Z        Out     0.656     9.262 r      -         
un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95                               Net          -        -       -         -            1         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_0_RNI9PGE5     ORCALUT4     A        In      0.000     9.262 r      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_0_RNI9PGE5     ORCALUT4     Z        Out     0.801     10.064 r     -         
N_112                                                             Net          -        -       -         -            6         
uDvi.U_conf.gen_conf_add\.un71_add_0_a2_0_a2                      ORCALUT4     A        In      0.000     10.064 r     -         
uDvi.U_conf.gen_conf_add\.un71_add_0_a2_0_a2                      ORCALUT4     Z        Out     0.374     10.438 r     -         
un71_add                                                          Net          -        -       -         -            1         
uDvi.U_conf.dat032B                                               FD1S3AX      D        In      0.000     10.438 r     -         
=================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.948

    - Propagation time:                      10.438
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.490

    Number of logic level(s):                15
    Starting point:                          uForth.cpu1.slot[1] / Q
    Ending point:                            uDvi.U_conf.dat011C / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                 Pin      Pin               Arrival      No. of    
Name                                                              Type         Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
uForth.cpu1.slot[1]                                               FD1S3IX      Q        Out     0.913     0.913 r      -         
slot[1]                                                           Net          -        -       -         -            14        
uForth.cpu1.code_2[3]                                             ORCALUT4     C        In      0.000     0.913 r      -         
uForth.cpu1.code_2[3]                                             ORCALUT4     Z        Out     0.656     1.569 r      -         
N_696                                                             Net          -        -       -         -            1         
uForth.cpu1.code_3[3]                                             ORCALUT4     B        In      0.000     1.569 r      -         
uForth.cpu1.code_3[3]                                             ORCALUT4     Z        Out     0.656     2.224 r      -         
N_702                                                             Net          -        -       -         -            1         
uForth.cpu1.code_5[3]                                             PFUMX        BLUT     In      0.000     2.224 r      -         
uForth.cpu1.code_5[3]                                             PFUMX        Z        Out     0.410     2.635 r      -         
code[3]                                                           Net          -        -       -         -            28        
uForth.cpu1.code_3_RNIOO601[4]                                    ORCALUT4     B        In      0.000     2.635 r      -         
uForth.cpu1.code_3_RNIOO601[4]                                    ORCALUT4     Z        Out     0.656     3.290 r      -         
code_3_RNIOO601[4]                                                Net          -        -       -         -            1         
uForth.cpu1.slot_RNIBBQ52[2]                                      PFUMX        BLUT     In      0.000     3.290 r      -         
uForth.cpu1.slot_RNIBBQ52[2]                                      PFUMX        Z        Out     0.414     3.704 r      -         
addr_sel_1                                                        Net          -        -       -         -            30        
uForth.cpu1.p_RNIRJBN2[6]                                         ORCALUT4     A        In      0.000     3.704 r      -         
uForth.cpu1.p_RNIRJBN2[6]                                         ORCALUT4     Z        Out     0.845     4.549 r      -         
un10_N_4                                                          Net          -        -       -         -            13        
uForth.PeekDat_iv_0_0_a2_5_0_a2[0]                                ORCALUT4     C        In      0.000     4.549 r      -         
uForth.PeekDat_iv_0_0_a2_5_0_a2[0]                                ORCALUT4     Z        Out     0.831     5.380 r      -         
N_440                                                             Net          -        -       -         -            10        
uForth.PeekDat_iv_0_0_a2_5_a2_RNICINK4_0[0]                       ORCALUT4     A        In      0.000     5.380 r      -         
uForth.PeekDat_iv_0_0_a2_5_a2_RNICINK4_0[0]                       ORCALUT4     Z        Out     0.656     6.036 f      -         
g0_5_1                                                            Net          -        -       -         -            1         
uForth.PeekDat_iv_0_0_a2_7_RNI34QIC[0]                            ORCALUT4     C        In      0.000     6.036 f      -         
uForth.PeekDat_iv_0_0_a2_7_RNI34QIC[0]                            ORCALUT4     Z        Out     0.872     6.907 r      -         
N_80                                                              Net          -        -       -         -            23        
uForth.un1_cpu_data_o_mb_bm[31]                                   ORCALUT4     A        In      0.000     6.907 r      -         
uForth.un1_cpu_data_o_mb_bm[31]                                   ORCALUT4     Z        Out     0.656     7.563 f      -         
un1_cpu_data_o_mb_bm[31]                                          Net          -        -       -         -            1         
uForth.un1_cpu_data_o_mb[31]                                      PFUMX        ALUT     In      0.000     7.563 f      -         
uForth.un1_cpu_data_o_mb[31]                                      PFUMX        Z        Out     0.340     7.902 f      -         
un1_cpu_data_o_m2[31]                                             Net          -        -       -         -            7         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1              ORCALUT4     B        In      0.000     7.902 f      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1              ORCALUT4     Z        Out     0.704     8.607 r      -         
un59_add_0_a2_0_a2_3_5_3_1                                        Net          -        -       -         -            2         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95     ORCALUT4     C        In      0.000     8.607 r      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95     ORCALUT4     Z        Out     0.656     9.262 r      -         
un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95                               Net          -        -       -         -            1         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_0_RNI9PGE5     ORCALUT4     A        In      0.000     9.262 r      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_0_RNI9PGE5     ORCALUT4     Z        Out     0.801     10.064 r     -         
N_112                                                             Net          -        -       -         -            6         
uDvi.U_conf.gen_conf_add\.un27_add_0_a2_5_a2                      ORCALUT4     A        In      0.000     10.064 r     -         
uDvi.U_conf.gen_conf_add\.un27_add_0_a2_5_a2                      ORCALUT4     Z        Out     0.374     10.438 r     -         
un27_add                                                          Net          -        -       -         -            1         
uDvi.U_conf.dat011C                                               FD1S3AX      D        In      0.000     10.438 r     -         
=================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.948

    - Propagation time:                      10.438
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.490

    Number of logic level(s):                15
    Starting point:                          uForth.cpu1.slot[1] / Q
    Ending point:                            uDvi.U_conf.dat0116 / D
    The start point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                 Pin      Pin               Arrival      No. of    
Name                                                              Type         Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
uForth.cpu1.slot[1]                                               FD1S3IX      Q        Out     0.913     0.913 r      -         
slot[1]                                                           Net          -        -       -         -            14        
uForth.cpu1.code_2[3]                                             ORCALUT4     C        In      0.000     0.913 r      -         
uForth.cpu1.code_2[3]                                             ORCALUT4     Z        Out     0.656     1.569 r      -         
N_696                                                             Net          -        -       -         -            1         
uForth.cpu1.code_3[3]                                             ORCALUT4     B        In      0.000     1.569 r      -         
uForth.cpu1.code_3[3]                                             ORCALUT4     Z        Out     0.656     2.224 r      -         
N_702                                                             Net          -        -       -         -            1         
uForth.cpu1.code_5[3]                                             PFUMX        BLUT     In      0.000     2.224 r      -         
uForth.cpu1.code_5[3]                                             PFUMX        Z        Out     0.410     2.635 r      -         
code[3]                                                           Net          -        -       -         -            28        
uForth.cpu1.code_3_RNIOO601[4]                                    ORCALUT4     B        In      0.000     2.635 r      -         
uForth.cpu1.code_3_RNIOO601[4]                                    ORCALUT4     Z        Out     0.656     3.290 r      -         
code_3_RNIOO601[4]                                                Net          -        -       -         -            1         
uForth.cpu1.slot_RNIBBQ52[2]                                      PFUMX        BLUT     In      0.000     3.290 r      -         
uForth.cpu1.slot_RNIBBQ52[2]                                      PFUMX        Z        Out     0.414     3.704 r      -         
addr_sel_1                                                        Net          -        -       -         -            30        
uForth.cpu1.p_RNIRJBN2[6]                                         ORCALUT4     A        In      0.000     3.704 r      -         
uForth.cpu1.p_RNIRJBN2[6]                                         ORCALUT4     Z        Out     0.845     4.549 r      -         
un10_N_4                                                          Net          -        -       -         -            13        
uForth.PeekDat_iv_0_0_a2_5_0_a2[0]                                ORCALUT4     C        In      0.000     4.549 r      -         
uForth.PeekDat_iv_0_0_a2_5_0_a2[0]                                ORCALUT4     Z        Out     0.831     5.380 r      -         
N_440                                                             Net          -        -       -         -            10        
uForth.PeekDat_iv_0_0_a2_5_a2_RNICINK4_0[0]                       ORCALUT4     A        In      0.000     5.380 r      -         
uForth.PeekDat_iv_0_0_a2_5_a2_RNICINK4_0[0]                       ORCALUT4     Z        Out     0.656     6.036 f      -         
g0_5_1                                                            Net          -        -       -         -            1         
uForth.PeekDat_iv_0_0_a2_7_RNI34QIC[0]                            ORCALUT4     C        In      0.000     6.036 f      -         
uForth.PeekDat_iv_0_0_a2_7_RNI34QIC[0]                            ORCALUT4     Z        Out     0.872     6.907 r      -         
N_80                                                              Net          -        -       -         -            23        
uForth.un1_cpu_data_o_mb_bm[31]                                   ORCALUT4     A        In      0.000     6.907 r      -         
uForth.un1_cpu_data_o_mb_bm[31]                                   ORCALUT4     Z        Out     0.656     7.563 f      -         
un1_cpu_data_o_mb_bm[31]                                          Net          -        -       -         -            1         
uForth.un1_cpu_data_o_mb[31]                                      PFUMX        ALUT     In      0.000     7.563 f      -         
uForth.un1_cpu_data_o_mb[31]                                      PFUMX        Z        Out     0.340     7.902 f      -         
un1_cpu_data_o_m2[31]                                             Net          -        -       -         -            7         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1              ORCALUT4     B        In      0.000     7.902 f      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1              ORCALUT4     Z        Out     0.704     8.607 r      -         
un59_add_0_a2_0_a2_3_5_3_1                                        Net          -        -       -         -            2         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95     ORCALUT4     C        In      0.000     8.607 r      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95     ORCALUT4     Z        Out     0.656     9.262 r      -         
un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95                               Net          -        -       -         -            1         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_0_RNI9PGE5     ORCALUT4     A        In      0.000     9.262 r      -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_0_RNI9PGE5     ORCALUT4     Z        Out     0.801     10.064 r     -         
N_112                                                             Net          -        -       -         -            6         
uDvi.U_conf.gen_conf_add\.un21_add_0_a2_2_a2                      ORCALUT4     A        In      0.000     10.064 r     -         
uDvi.U_conf.gen_conf_add\.un21_add_0_a2_2_a2                      ORCALUT4     Z        Out     0.374     10.438 r     -         
un21_add                                                          Net          -        -       -         -            1         
uDvi.U_conf.dat0116                                               FD1S3AX      D        In      0.000     10.438 r     -         
=================================================================================================================================




====================================
Detailed Report for Clock: Pll125to100x50|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                                Arrival           
Instance                   Reference                               Type        Pin     Net         Time        Slack 
                           Clock                                                                                     
---------------------------------------------------------------------------------------------------------------------
uDvi.U_gen_cnt.cntv[0]     Pll125to100x50|CLKOP_inferred_clock     FD1S3JX     Q       cntv[0]     0.840       -0.715
uDvi.U_gen_cnt.cntv[1]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     Q       cntv[1]     0.813       -0.631
uDvi.U_gen_cnt.cntv[2]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     Q       cntv[2]     0.813       -0.631
uDvi.U_gen_cnt.cntv[3]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     Q       cntv[3]     0.813       -0.575
uDvi.U_gen_cnt.cntv[4]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     Q       cntv[4]     0.813       -0.575
uDvi.U_gen_cnt.cnth[0]     Pll125to100x50|CLKOP_inferred_clock     FD1S3JX     Q       cnth[0]     0.862       -0.568
uDvi.U_gen_cnt.cnth[1]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     Q       cnth[1]     0.840       -0.546
uDvi.U_gen_cnt.cntv[5]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     Q       cntv[5]     0.813       -0.519
uDvi.U_gen_cnt.cntv[6]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     Q       cntv[6]     0.813       -0.519
uDvi.U_gen_cnt.cnth[2]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     Q       cnth[2]     0.840       -0.490
=====================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                   Required           
Instance                    Reference                               Type        Pin     Net            Time         Slack 
                            Clock                                                                                         
--------------------------------------------------------------------------------------------------------------------------
uDvi.U_gen_cnt.cntv[11]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       cntv_3[11]     4.905        -0.715
uDvi.U_gen_cnt.cntv[9]      Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       cntv_3[9]      4.905        -0.658
uDvi.U_gen_cnt.cntv[10]     Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       cntv_3[10]     4.905        -0.658
uDvi.U_gen_cnt.cntv[7]      Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       cntv_3[7]      4.905        -0.602
uDvi.U_gen_cnt.cntv[8]      Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       cntv_3[8]      4.905        -0.602
uDvi.U_gen_cnt.cntv[5]      Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       cntv_3[5]      4.905        -0.546
uDvi.U_gen_cnt.cntv[6]      Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       cntv_3[6]      4.905        -0.546
uDvi.U_gen_cnt.cntv[3]      Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       cntv_3[3]      4.905        -0.490
uDvi.U_gen_cnt.cntv[4]      Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       cntv_3[4]      4.905        -0.490
uDvi.U_gen_cnt.cntv[1]      Pll125to100x50|CLKOP_inferred_clock     FD1S3IX     D       cntv_3[1]      4.905        -0.434
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.095
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.905

    - Propagation time:                      5.620
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.715

    Number of logic level(s):                15
    Starting point:                          uDvi.U_gen_cnt.cntv[0] / Q
    Ending point:                            uDvi.U_gen_cnt.cntv[11] / D
    The start point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uDvi.U_gen_cnt.cntv[0]                            FD1S3JX      Q        Out     0.840     0.840 r     -         
cntv[0]                                           Net          -        -       -         -           4         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_0_0      CCU2C        B1       In      0.000     0.840 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_0_0      CCU2C        COUT     Out     0.945     1.785 r     -         
un16_cnth_cry_0                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        CIN      In      0.000     1.785 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        COUT     Out     0.056     1.841 r     -         
un16_cnth_cry_2                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        CIN      In      0.000     1.841 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        COUT     Out     0.056     1.897 r     -         
un16_cnth_cry_4                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        CIN      In      0.000     1.897 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        COUT     Out     0.056     1.953 r     -         
un16_cnth_cry_6                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        CIN      In      0.000     1.953 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        COUT     Out     0.056     2.010 r     -         
un16_cnth_cry_8                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        CIN      In      0.000     2.010 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        COUT     Out     0.056     2.066 r     -         
un16_cnth_cry_10                                  Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        CIN      In      0.000     2.066 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        S1       Out     0.861     2.926 r     -         
un16_cnth                                         Net          -        -       -         -           2         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     B        In      0.000     2.926 r     -         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     Z        Out     0.656     3.582 r     -         
cntv_0_sqmuxa                                     Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        B0       In      0.000     3.582 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        COUT     Out     0.945     4.527 r     -         
un1_cntv_cry_0                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        CIN      In      0.000     4.527 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        COUT     Out     0.056     4.583 r     -         
un1_cntv_cry_2                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        CIN      In      0.000     4.583 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        COUT     Out     0.056     4.639 r     -         
un1_cntv_cry_4                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        CIN      In      0.000     4.639 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        COUT     Out     0.056     4.695 r     -         
un1_cntv_cry_6                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        CIN      In      0.000     4.695 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        COUT     Out     0.056     4.751 r     -         
un1_cntv_cry_8                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        CIN      In      0.000     4.751 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        COUT     Out     0.056     4.808 r     -         
un1_cntv_cry_10                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_s_11_0                    CCU2C        CIN      In      0.000     4.808 r     -         
uDvi.U_gen_cnt.un1_cntv_s_11_0                    CCU2C        S0       Out     0.812     5.620 r     -         
cntv_3[11]                                        Net          -        -       -         -           1         
uDvi.U_gen_cnt.cntv[11]                           FD1S3IX      D        In      0.000     5.620 r     -         
================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.095
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.905

    - Propagation time:                      5.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.658

    Number of logic level(s):                14
    Starting point:                          uDvi.U_gen_cnt.cntv[0] / Q
    Ending point:                            uDvi.U_gen_cnt.cntv[9] / D
    The start point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uDvi.U_gen_cnt.cntv[0]                            FD1S3JX      Q        Out     0.840     0.840 r     -         
cntv[0]                                           Net          -        -       -         -           4         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_0_0      CCU2C        B1       In      0.000     0.840 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_0_0      CCU2C        COUT     Out     0.945     1.785 r     -         
un16_cnth_cry_0                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        CIN      In      0.000     1.785 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        COUT     Out     0.056     1.841 r     -         
un16_cnth_cry_2                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        CIN      In      0.000     1.841 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        COUT     Out     0.056     1.897 r     -         
un16_cnth_cry_4                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        CIN      In      0.000     1.897 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        COUT     Out     0.056     1.953 r     -         
un16_cnth_cry_6                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        CIN      In      0.000     1.953 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        COUT     Out     0.056     2.010 r     -         
un16_cnth_cry_8                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        CIN      In      0.000     2.010 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        COUT     Out     0.056     2.066 r     -         
un16_cnth_cry_10                                  Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        CIN      In      0.000     2.066 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        S1       Out     0.861     2.926 r     -         
un16_cnth                                         Net          -        -       -         -           2         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     B        In      0.000     2.926 r     -         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     Z        Out     0.656     3.582 r     -         
cntv_0_sqmuxa                                     Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        B0       In      0.000     3.582 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        COUT     Out     0.945     4.527 r     -         
un1_cntv_cry_0                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        CIN      In      0.000     4.527 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        COUT     Out     0.056     4.583 r     -         
un1_cntv_cry_2                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        CIN      In      0.000     4.583 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        COUT     Out     0.056     4.639 r     -         
un1_cntv_cry_4                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        CIN      In      0.000     4.639 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        COUT     Out     0.056     4.695 r     -         
un1_cntv_cry_6                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        CIN      In      0.000     4.695 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        COUT     Out     0.056     4.751 r     -         
un1_cntv_cry_8                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        CIN      In      0.000     4.751 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        S0       Out     0.812     5.563 r     -         
cntv_3[9]                                         Net          -        -       -         -           1         
uDvi.U_gen_cnt.cntv[9]                            FD1S3IX      D        In      0.000     5.563 r     -         
================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.095
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.905

    - Propagation time:                      5.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.658

    Number of logic level(s):                14
    Starting point:                          uDvi.U_gen_cnt.cntv[0] / Q
    Ending point:                            uDvi.U_gen_cnt.cntv[10] / D
    The start point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uDvi.U_gen_cnt.cntv[0]                            FD1S3JX      Q        Out     0.840     0.840 r     -         
cntv[0]                                           Net          -        -       -         -           4         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_0_0      CCU2C        B1       In      0.000     0.840 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_0_0      CCU2C        COUT     Out     0.945     1.785 r     -         
un16_cnth_cry_0                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        CIN      In      0.000     1.785 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        COUT     Out     0.056     1.841 r     -         
un16_cnth_cry_2                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        CIN      In      0.000     1.841 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        COUT     Out     0.056     1.897 r     -         
un16_cnth_cry_4                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        CIN      In      0.000     1.897 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        COUT     Out     0.056     1.953 r     -         
un16_cnth_cry_6                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        CIN      In      0.000     1.953 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        COUT     Out     0.056     2.010 r     -         
un16_cnth_cry_8                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        CIN      In      0.000     2.010 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        COUT     Out     0.056     2.066 r     -         
un16_cnth_cry_10                                  Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        CIN      In      0.000     2.066 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        S1       Out     0.861     2.926 r     -         
un16_cnth                                         Net          -        -       -         -           2         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     B        In      0.000     2.926 r     -         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     Z        Out     0.656     3.582 r     -         
cntv_0_sqmuxa                                     Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        B0       In      0.000     3.582 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        COUT     Out     0.945     4.527 r     -         
un1_cntv_cry_0                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        CIN      In      0.000     4.527 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        COUT     Out     0.056     4.583 r     -         
un1_cntv_cry_2                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        CIN      In      0.000     4.583 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        COUT     Out     0.056     4.639 r     -         
un1_cntv_cry_4                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        CIN      In      0.000     4.639 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        COUT     Out     0.056     4.695 r     -         
un1_cntv_cry_6                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        CIN      In      0.000     4.695 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        COUT     Out     0.056     4.751 r     -         
un1_cntv_cry_8                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        CIN      In      0.000     4.751 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        S1       Out     0.812     5.563 r     -         
cntv_3[10]                                        Net          -        -       -         -           1         
uDvi.U_gen_cnt.cntv[10]                           FD1S3IX      D        In      0.000     5.563 r     -         
================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.095
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.905

    - Propagation time:                      5.536
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.631

    Number of logic level(s):                14
    Starting point:                          uDvi.U_gen_cnt.cntv[1] / Q
    Ending point:                            uDvi.U_gen_cnt.cntv[11] / D
    The start point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uDvi.U_gen_cnt.cntv[1]                            FD1S3IX      Q        Out     0.813     0.813 r     -         
cntv[1]                                           Net          -        -       -         -           3         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        B0       In      0.000     0.813 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        COUT     Out     0.945     1.758 r     -         
un16_cnth_cry_2                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        CIN      In      0.000     1.758 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        COUT     Out     0.056     1.814 r     -         
un16_cnth_cry_4                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        CIN      In      0.000     1.814 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        COUT     Out     0.056     1.870 r     -         
un16_cnth_cry_6                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        CIN      In      0.000     1.870 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        COUT     Out     0.056     1.926 r     -         
un16_cnth_cry_8                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        CIN      In      0.000     1.926 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        COUT     Out     0.056     1.982 r     -         
un16_cnth_cry_10                                  Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        CIN      In      0.000     1.982 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        S1       Out     0.861     2.843 r     -         
un16_cnth                                         Net          -        -       -         -           2         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     B        In      0.000     2.843 r     -         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     Z        Out     0.656     3.499 r     -         
cntv_0_sqmuxa                                     Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        B0       In      0.000     3.499 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        COUT     Out     0.945     4.443 r     -         
un1_cntv_cry_0                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        CIN      In      0.000     4.443 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        COUT     Out     0.056     4.500 r     -         
un1_cntv_cry_2                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        CIN      In      0.000     4.500 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        COUT     Out     0.056     4.556 r     -         
un1_cntv_cry_4                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        CIN      In      0.000     4.556 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        COUT     Out     0.056     4.612 r     -         
un1_cntv_cry_6                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        CIN      In      0.000     4.612 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        COUT     Out     0.056     4.668 r     -         
un1_cntv_cry_8                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        CIN      In      0.000     4.668 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        COUT     Out     0.056     4.724 r     -         
un1_cntv_cry_10                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_s_11_0                    CCU2C        CIN      In      0.000     4.724 r     -         
uDvi.U_gen_cnt.un1_cntv_s_11_0                    CCU2C        S0       Out     0.812     5.536 r     -         
cntv_3[11]                                        Net          -        -       -         -           1         
uDvi.U_gen_cnt.cntv[11]                           FD1S3IX      D        In      0.000     5.536 r     -         
================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.095
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.905

    - Propagation time:                      5.536
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.631

    Number of logic level(s):                14
    Starting point:                          uDvi.U_gen_cnt.cntv[2] / Q
    Ending point:                            uDvi.U_gen_cnt.cntv[11] / D
    The start point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            Pll125to100x50|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uDvi.U_gen_cnt.cntv[2]                            FD1S3IX      Q        Out     0.813     0.813 r     -         
cntv[2]                                           Net          -        -       -         -           3         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        B1       In      0.000     0.813 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_1_0      CCU2C        COUT     Out     0.945     1.758 r     -         
un16_cnth_cry_2                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        CIN      In      0.000     1.758 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_3_0      CCU2C        COUT     Out     0.056     1.814 r     -         
un16_cnth_cry_4                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        CIN      In      0.000     1.814 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_5_0      CCU2C        COUT     Out     0.056     1.870 r     -         
un16_cnth_cry_6                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        CIN      In      0.000     1.870 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_7_0      CCU2C        COUT     Out     0.056     1.926 r     -         
un16_cnth_cry_8                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        CIN      In      0.000     1.926 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_9_0      CCU2C        COUT     Out     0.056     1.982 r     -         
un16_cnth_cry_10                                  Net          -        -       -         -           1         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        CIN      In      0.000     1.982 r     -         
uDvi.U_gen_cnt.gen_cnt_vh\.un16_cnth_cry_11_0     CCU2C        S1       Out     0.861     2.843 r     -         
un16_cnth                                         Net          -        -       -         -           2         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     B        In      0.000     2.843 r     -         
uDvi.U_gen_cnt.cntv_0_sqmuxa                      ORCALUT4     Z        Out     0.656     3.499 r     -         
cntv_0_sqmuxa                                     Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        B0       In      0.000     3.499 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_0_0                   CCU2C        COUT     Out     0.945     4.443 r     -         
un1_cntv_cry_0                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        CIN      In      0.000     4.443 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_1_0                   CCU2C        COUT     Out     0.056     4.500 r     -         
un1_cntv_cry_2                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        CIN      In      0.000     4.500 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_3_0                   CCU2C        COUT     Out     0.056     4.556 r     -         
un1_cntv_cry_4                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        CIN      In      0.000     4.556 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_5_0                   CCU2C        COUT     Out     0.056     4.612 r     -         
un1_cntv_cry_6                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        CIN      In      0.000     4.612 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_7_0                   CCU2C        COUT     Out     0.056     4.668 r     -         
un1_cntv_cry_8                                    Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        CIN      In      0.000     4.668 r     -         
uDvi.U_gen_cnt.un1_cntv_cry_9_0                   CCU2C        COUT     Out     0.056     4.724 r     -         
un1_cntv_cry_10                                   Net          -        -       -         -           1         
uDvi.U_gen_cnt.un1_cntv_s_11_0                    CCU2C        CIN      In      0.000     4.724 r     -         
uDvi.U_gen_cnt.un1_cntv_s_11_0                    CCU2C        S0       Out     0.812     5.536 r     -         
cntv_3[11]                                        Net          -        -       -         -           1         
uDvi.U_gen_cnt.cntv[11]                           FD1S3IX      D        In      0.000     5.536 r     -         
================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                             Arrival          
Instance             Reference     Type                                   Pin       Net                   Time        Slack
                     Clock                                                                                                 
---------------------------------------------------------------------------------------------------------------------------
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[31]     memory_data_o[31]     0.000       0.762
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[30]     memory_data_o[30]     0.000       1.053
uFifoRxRaw           System        pmi_fifo_work_testvideotop_rtl_0       Q[0]      I2cDataR[0]           0.000       1.104
uFifoRxRaw           System        pmi_fifo_work_testvideotop_rtl_0       Q[4]      I2cDataR[4]           0.000       1.155
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[4]      memory_data_o[4]      0.000       1.155
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[23]     memory_data_o[23]     0.000       1.450
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[29]     memory_data_o[29]     0.000       1.525
uFifoRxRaw           System        pmi_fifo_work_testvideotop_rtl_0       Q[5]      I2cDataR[5]           0.000       1.529
uForth.uForthMem     System        pmi_ram_dq_work_testvideotop_rtl_0     Q[26]     memory_data_o[26]     0.000       1.534
uFifoRxRaw           System        pmi_fifo_work_testvideotop_rtl_0       Q[3]      I2cDataR[3]           0.000       1.633
===========================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                 Required          
Instance                    Reference     Type        Pin     Net                    Time         Slack
                            Clock                                                                      
-------------------------------------------------------------------------------------------------------
uDvi.U_conf.dat0016         System        FD1S3IX     D       N_169                  4.948        0.762
uDvi.U_conf.dat011A         System        FD1S3AX     D       un25_add               4.948        0.762
uDvi.U_conf.dat011C         System        FD1S3AX     D       un27_add               4.948        0.762
uDvi.U_conf.dat032B         System        FD1S3AX     D       un71_add               4.948        0.762
uDvi.U_conf.dat0116         System        FD1S3AX     D       un21_add               4.948        0.762
uDvi.U_conf.dat0118         System        FD1S3AX     D       un23_add               4.948        0.762
uDvi.U_conf.form_hln[0]     System        FD1S3AX     D       form_hlne_0[0]         4.948        1.104
uForth.cpu1.t[4]            System        FD1P3IX     D       t_in[4]                4.948        1.155
uForth.cpu1.t[0]            System        FD1P3IX     D       t_in[0]                5.288        1.186
uDvi.U_conf.form_hsz[0]     System        FD1P3AX     D       un116_wed_RNITNLC5     4.905        1.343
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.948

    - Propagation time:                      4.186
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.762

    Number of logic level(s):                7
    Starting point:                          uForth.uForthMem / Q[31]
    Ending point:                            uDvi.U_conf.dat0016 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            Pll125to100x50|CLKOK_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                           Pin       Pin               Arrival     No. of    
Name                                                              Type                                   Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
uForth.uForthMem                                                  pmi_ram_dq_work_testvideotop_rtl_0     Q[31]     Out     0.000     0.000 r     -         
memory_data_o[31]                                                 Net                                    -         -       -         -           1         
uForth.un1_cpu_data_o_m1[31]                                      ORCALUT4                               C         In      0.000     0.000 r     -         
uForth.un1_cpu_data_o_m1[31]                                      ORCALUT4                               Z         Out     0.656     0.656 r     -         
un1_cpu_data_o_m1[31]                                             Net                                    -         -       -         -           1         
uForth.un1_cpu_data_o_mb_am[31]                                   ORCALUT4                               B         In      0.000     0.656 r     -         
uForth.un1_cpu_data_o_mb_am[31]                                   ORCALUT4                               Z         Out     0.656     1.311 r     -         
un1_cpu_data_o_mb_am[31]                                          Net                                    -         -       -         -           1         
uForth.un1_cpu_data_o_mb[31]                                      PFUMX                                  BLUT      In      0.000     1.311 r     -         
uForth.un1_cpu_data_o_mb[31]                                      PFUMX                                  Z         Out     0.340     1.651 r     -         
un1_cpu_data_o_m2[31]                                             Net                                    -         -       -         -           7         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1              ORCALUT4                               B         In      0.000     1.651 r     -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1              ORCALUT4                               Z         Out     0.704     2.355 f     -         
un59_add_0_a2_0_a2_3_5_3_1                                        Net                                    -         -       -         -           2         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95     ORCALUT4                               C         In      0.000     2.355 f     -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95     ORCALUT4                               Z         Out     0.656     3.011 f     -         
un59_add_0_a2_0_a2_3_5_3_1_RNI4FQ95                               Net                                    -         -       -         -           1         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_0_RNI9PGE5     ORCALUT4                               A         In      0.000     3.011 f     -         
uDvi.U_conf.gen_conf_add\.un59_add_0_a2_0_a2_3_5_3_0_RNI9PGE5     ORCALUT4                               Z         Out     0.801     3.812 f     -         
N_112                                                             Net                                    -         -       -         -           6         
uDvi.U_conf.gen_conf_add\.un5_add_0_a2_0_a2_0                     ORCALUT4                               A         In      0.000     3.812 f     -         
uDvi.U_conf.gen_conf_add\.un5_add_0_a2_0_a2_0                     ORCALUT4                               Z         Out     0.374     4.186 f     -         
N_169                                                             Net                                    -         -       -         -           1         
uDvi.U_conf.dat0016                                               FD1S3IX                                D         In      0.000     4.186 f     -         
===========================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 314MB peak: 320MB)


Finished timing report (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 314MB peak: 320MB)

---------------------------------------
Resource Usage Report
Part: lfe3_70ea-7

Register bits: 948 of 62640 (2%)
PIC Latch:       0
I/O cells:       36


Details:
BB:             1
CCU2C:          301
DPR16X4C:       36
FD1P3AX:        189
FD1P3IX:        156
FD1P3JX:        4
FD1S3AX:        222
FD1S3AY:        1
FD1S3DX:        33
FD1S3IX:        258
FD1S3JX:        54
GSR:            1
IB:             2
IFS1P3DX:       2
INV:            29
L6MUX21:        24
OB:             33
OFS1P3DX:       27
OFS1P3JX:       2
ORCALUT4:       2192
PFUMX:          189
PUR:            1
VHI:            15
VLO:            15
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 118MB peak: 320MB)

Process took 0h:00m:16s realtime, 0h:00m:16s cputime
# Tue Mar  9 08:55:40 2021

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "LatticeECP3" -d LFE3-70EA -path "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/A" -path "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4"   "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/A/Ext10GenDvi_A.edi" "Ext10GenDvi_A.ngo"   
edif2ngd:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
Writing the design to Ext10GenDvi_A.ngo...

Generating edif netlist for IP cell pmi_fifo8161602524nelpd390150.edn


C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\Diamond1.4\A>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00 -pfu_fifo -type ebfifo -sync_mode -depth 16 -width 8 -pf 252 -pe 4  -n pmi_fifo8161602524nELpd390150 -pmi  
SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Tue Mar 09 08:55:42 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -pfu_fifo -type ebfifo -sync_mode -depth 16 -width 8 -pf 252 -pe 4 -n pmi_fifo8161602524nELpd390150 -pmi 
    Circuit name     : pmi_fifo8161602524nELpd390150
    Module type      : fifoblk
    Module Version   : 5.1
    Ports            : 
	Inputs       : Data[7:0], Clock, WrEn, RdEn, Reset
	Outputs      : Q[7:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : pmi_fifo8161602524nELpd390150.edn
    Bus notation     : big endian
    Report output    : pmi_fifo8161602524nELpd390150.srp
    Estimated Resource Usage:
            LUT : 72
           DRAM : 2
            Reg : 27

END   SCUBA Module Synthesis
Writing the design to pmi_fifo8161602524nELpd390150.ngo...

Generating edif netlist for IP cell pmi_ram_dq40961232ndssep32qhnep1057aae6.edn


C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\Diamond1.4\A>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 1000 -data_width 32 -num_rows 4096  -gsr DISABLED -write_mode_0 0 -sync_reset -memfile "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/ep32q.hex" -memformat hex -cascade -1 -n pmi_ram_dq40961232ndssep32qhnEp1057aae6 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Tue Mar 09 08:55:42 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 1000 -data_width 32 -num_rows 4096 -gsr DISABLED -write_mode_0 0 -sync_reset -memfile C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/ep32q.hex -memformat hex -cascade -1 -n pmi_ram_dq40961232ndssep32qhnEp1057aae6 -pmi 
    Circuit name     : pmi_ram_dq40961232ndssep32qhnEp1057aae6
    Module type      : RAM_DQ
    Module Version   : 7.5
    Ports            : 
	Inputs       : Clock, ClockEn, Reset, WE, Address[11:0], Data[31:0]
	Outputs      : Q[31:0]
    I/O buffer       : not inserted
    Memory file      : C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/ep32q.hex
    EDIF output      : pmi_ram_dq40961232ndssep32qhnEp1057aae6.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dq40961232ndssep32qhnEp1057aae6.srp
    Estimated Resource Usage:
            EBR : 8

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dq40961232ndssep32qhnEp1057aae6.ngo...

Generating edif netlist for IP cell pmi_fifo8161602524nelpd390150_0.edn


C:\Users\cypri\Documents\GIT\PGE\05_CustumerRelationship\ProjetsDiamonds\GenVideo\Diamond1.4\A>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00 -pfu_fifo -type ebfifo -sync_mode -depth 16 -width 8 -pf 252 -pe 4  -n pmi_fifo8161602524nELpd390150_0 -pmi  
SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Tue Mar 09 08:55:42 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -pfu_fifo -type ebfifo -sync_mode -depth 16 -width 8 -pf 252 -pe 4 -n pmi_fifo8161602524nELpd390150_0 -pmi 
    Circuit name     : pmi_fifo8161602524nELpd390150_0
    Module type      : fifoblk
    Module Version   : 5.1
    Ports            : 
	Inputs       : Data[7:0], Clock, WrEn, RdEn, Reset
	Outputs      : Q[7:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : pmi_fifo8161602524nELpd390150_0.edn
    Bus notation     : big endian
    Report output    : pmi_fifo8161602524nELpd390150_0.srp
    Estimated Resource Usage:
            LUT : 72
           DRAM : 2
            Reg : 27

END   SCUBA Module Synthesis
Writing the design to pmi_fifo8161602524nELpd390150_0.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 24 MB


ngdbuild  -a "LatticeECP3" -d LFE3-70EA  -p "C:/lscc/diamond/3.12/ispfpga/ep5c00/data"  -p "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/A" -p "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4"  "Ext10GenDvi_A.ngo" "Ext10GenDvi_A.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'Ext10GenDvi_A.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5c00a/data/ec5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5c00/data/ep5clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/A/pmi_fifo8161602524nelpd390150.ngo'...
Loading NGO design 'C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/A/pmi_ram_dq40961232ndssep32qhnep1057aae6.ngo'...
Loading NGO design 'C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/A/pmi_fifo8161602524nelpd390150_0.ngo'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/s_stack_ram_16_DO1" arg2="uForth/cpu1/s_stack_ram_16_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/s_stack_ram_16_DO2" arg2="uForth/cpu1/s_stack_ram_16_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/s_stack_ram_16_DO3" arg2="uForth/cpu1/s_stack_ram_16_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/s_stack_ram_7_DO1" arg2="uForth/cpu1/s_stack_ram_7_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/s_stack_ram_7_DO2" arg2="uForth/cpu1/s_stack_ram_7_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/s_stack_ram_7_DO3" arg2="uForth/cpu1/s_stack_ram_7_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/r_stack_ram_16_DO1" arg2="uForth/cpu1/r_stack_ram_16_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/r_stack_ram_16_DO2" arg2="uForth/cpu1/r_stack_ram_16_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/r_stack_ram_16_DO3" arg2="uForth/cpu1/r_stack_ram_16_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/r_stack_ram_7_DO1" arg2="uForth/cpu1/r_stack_ram_7_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/r_stack_ram_7_DO2" arg2="uForth/cpu1/r_stack_ram_7_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/r_stack_ram_7_DO3" arg2="uForth/cpu1/r_stack_ram_7_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uMaster/AlmostEmpty" arg2="uMaster/AlmostEmpty"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uMaster/AlmostFull" arg2="uMaster/AlmostFull"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AlmostEmpty_0" arg2="AlmostEmpty_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AlmostFull_0" arg2="AlmostFull_0"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="16"  />

Design Results:
   3960 blocks expanded
Complete the first expansion.
Writing 'Ext10GenDvi_A.ngd' ...
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 41 MB


map -a "LatticeECP3" -p LFE3-70EA -t FPBGA672 -s 7 -oc Commercial   "Ext10GenDvi_A.ngd" -o "Ext10GenDvi_A_map.ncd" -pr "Ext10GenDvi_A.prf" -mp "Ext10GenDvi_A.mrp" "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/Ext10GenDvi.lpf"             
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Ext10GenDvi_A.ngd
   Picdevice="LFE3-70EA"

   Pictype="FPBGA672"

   Picspeed=7

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE3-70EAFPBGA672, Performance used: 7.

Loading device for application map from file 'ec5a97x146.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.3.
Running general design DRC...

Removing unused logic...

Optimizing...

958 CCU2 constant inputs absorbed.

logic VCC cell uDvi/U_gen_req/VCC is replaced by device VCC cell VCC_INST

logic VCC cell uDvi/U_gen_tim/VCC is replaced by device VCC cell VCC_INST

logic VCC cell uDvi/U_gen_sync/VCC is replaced by device VCC cell VCC_INST

logic VCC cell uDvi/U_gen_cnt/VCC is replaced by device VCC cell VCC_INST

logic VCC cell uMaster/uDevice/VCC is replaced by device VCC cell VCC_INST

logic VCC cell uMaster/VCC is replaced by device VCC cell VCC_INST

logic VCC cell uForth/uart1/uRx/VCC is replaced by device VCC cell VCC_INST

logic VCC cell uForth/cpu1/VCC is replaced by device VCC cell VCC_INST

logic VCC cell uSeq/VCC is replaced by device VCC cell VCC_INST

logic VCC cell VCC is replaced by device VCC cell VCC_INST

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="SRst"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_7_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_2_5"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_3_4"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_4_3"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1"  />



Design Summary:
   Number of registers:    994 out of 52176 (2%)
      PFU registers:          963 out of 49896 (2%)
      PIO registers:           31 out of  2280 (1%)
   Number of SLICEs:      1825 out of 33264 (5%)
      SLICEs as Logic/ROM:   1705 out of 33264 (5%)
      SLICEs as RAM:          120 out of  6804 (2%)
      SLICEs as Carry:        341 out of 33264 (1%)
   Number of LUT4s:        3151 out of 66528 (5%)
      Number used as logic LUTs:        2229
      Number used as distributed RAM:   240
      Number used as ripple logic:      682
      Number used as shift registers:     0
   Number of PIO sites used: 36 out of 380 (9%)
   Number of PIO FIXEDDELAY:    0
   Number of PCS (SerDes):  0 out of 2 (0%) with bonded PIO sites
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  1 out of 10 (10%)
   Number of DLLs:  0 out of 2 (0%)
   Number of block RAMs:  8 out of 240 (3%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18C          0
   MULT9X9C            0
   ALU54A              0
   ALU24A              0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 256 (0 %)
   Number of Used DSP ALU Sites:  0 out of 128 (0 %)
   Number of clocks:  3
     Net PinClk125_c: 1 loads, 1 rising, 0 falling (Driver: PIO PinClk125 )
     Net PinTfpClkP_c: 161 loads, 161 rising, 0 falling (Driver: uPll/PLLInst_0 )
     Net Clk50: 500 loads, 492 rising, 8 falling (Driver: uPll/PLLInst_0 )
   Number of Clock Enables:  40
     Net pSetReg.un23_ppwe: 4 loads, 4 LSLICEs
     Net pSetReg.un2_ppwe_i_i_a2: 22 loads, 22 LSLICEs
     Net NewDviFrame: 6 loads, 6 LSLICEs
     Net uDvi/U_conf/dat0010_RNIRAR16: 6 loads, 6 LSLICEs
     Net uDvi/U_conf/un1_wed_34_i: 6 loads, 6 LSLICEs
     Net uDvi/U_conf/un1_wed_33_i: 6 loads, 6 LSLICEs
     Net uDvi/U_conf/un1_wed_32_i: 7 loads, 7 LSLICEs
     Net uDvi/U_conf/un1_wed_27_i: 1 loads, 1 LSLICEs
     Net uDvi/U_conf/un1_wed_30_i: 5 loads, 5 LSLICEs
     Net uDvi/U_conf/un1_wed_29_i: 4 loads, 4 LSLICEs
     Net uDvi/U_conf/un1_wed_28_i: 4 loads, 4 LSLICEs
     Net uDvi/U_conf/un1_wed_31_i: 4 loads, 4 LSLICEs
     Net uMaster/un80_state: 2 loads, 2 LSLICEs
     Net uMaster.uDevice.N_136_i: 5 loads, 4 LSLICEs
     Net uMaster/uDevice/un1_state_12_i: 1 loads, 1 LSLICEs
     Net uMaster/uDevice/NumClk_97: 1 loads, 1 LSLICEs
     Net uMaster/uDevice/un17_stated: 4 loads, 4 LSLICEs
     Net uMaster/uDevice/un178_state: 4 loads, 4 LSLICEs
     Net N_34_i: 1 loads, 0 LSLICEs
     Net uMaster/uFifoRxRaw/rden_i: 6 loads, 6 LSLICEs
     Net uMaster/uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
     Net uMaster/uFifoRxRaw/fcnt_en: 3 loads, 3 LSLICEs
     Net uMaster/lTrg_1: 5 loads, 5 LSLICEs
     Net uMaster/StopVal_en_0: 1 loads, 1 LSLICEs
     Net uMaster/un4_stated_2_i_0: 5 loads, 5 LSLICEs
     Net uForth/uart1/TrgTx: 4 loads, 4 LSLICEs
     Net uForth/uart1/uRx/XDat_RNO[7]: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/N_288_i: 4 loads, 4 LSLICEs
     Net uForth/uart1/TrgRx: 4 loads, 4 LSLICEs
     Net uForth/uart1/uRx/RcvState_en_0: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/un58_ce16: 4 loads, 4 LSLICEs
     Net uForth/uart1/TxEn: 4 loads, 4 LSLICEs
     Net uForth/uart1/RxFull_en: 1 loads, 1 LSLICEs
     Net uForth/cpu1/tload_1: 26 loads, 26 LSLICEs
     Net uForth/cpu1/re: 17 loads, 17 LSLICEs
     Net uForth/cpu1/iload_1: 15 loads, 15 LSLICEs
     Net pSetReg.un9_ppwe_i_i_a2: 16 loads, 16 LSLICEs
     Net uFifoRxRaw/rden_i: 6 loads, 6 LSLICEs
     Net uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
     Net uFifoRxRaw/fcnt_en: 3 loads, 3 LSLICEs
   Number of local set/reset loads for net SRst merged into GSR:  46
   Number of LSRs:  37
     Net VCnt[9]: 10 loads, 10 LSLICEs
     Net VCnt[8]: 10 loads, 10 LSLICEs
     Net uSeq.lSRst_iso: 180 loads, 179 LSLICEs
     Net uForth.uart1.uTx.pGenDat.Tx_11: 1 loads, 0 LSLICEs
     Net uDvi/U_gen_req/vs0: 1 loads, 1 LSLICEs
     Net uDvi/U_gen_req/hs0: 1 loads, 1 LSLICEs
     Net ReqNewRow: 5 loads, 5 LSLICEs
     Net NewDviFrame: 6 loads, 6 LSLICEs
     Net SRst: 17 loads, 17 LSLICEs
     Net uDvi/U_gen_cnt/un12_cnth_0_I_33_0_RNI1RAL: 6 loads, 6 LSLICEs
     Net uDvi/U_gen_cnt/cntv_3[0]: 1 loads, 1 LSLICEs
     Net uDvi/U_gen_cnt/un1_cnth_cry_11_0_RNIV9QK: 6 loads, 6 LSLICEs
     Net uDvi/U_gen_cnt/cnth[0]: 1 loads, 1 LSLICEs
     Net uDvi/U_conf/N_160_i: 6 loads, 6 LSLICEs
     Net uMaster/State[3]: 1 loads, 1 LSLICEs
     Net uMaster/uDevice/lSda_cls: 1 loads, 1 LSLICEs
     Net uMaster/uDevice/NumClk_97: 2 loads, 2 LSLICEs
     Net uMaster/uDevice/DoneTrgc_i_i: 1 loads, 1 LSLICEs
     Net uMaster/N_577: 1 loads, 1 LSLICEs
     Net uMaster/uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
     Net uMaster/un9_state: 4 loads, 4 LSLICEs
     Net uMaster/lTrg_1_0_a2_RNINNJ53: 4 loads, 4 LSLICEs
     Net uMaster/un1_NumXfr[1]: 1 loads, 1 LSLICEs
     Net uMaster/I2cTrgStopc_i_i: 1 loads, 1 LSLICEs
     Net uMaster/I2cTrgDatRc_i_i: 1 loads, 1 LSLICEs
     Net uMaster/un3_stated: 1 loads, 1 LSLICEs
     Net uForth/uart1/TrgTx: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/N_297_i: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/un12_rx0: 5 loads, 5 LSLICEs
     Net uForth/cpu1/r_stack_and_0: 9 loads, 9 LSLICEs
     Net uForth/cpu1/r_stack_and_2: 9 loads, 9 LSLICEs
     Net uForth/cpu1/s_stack_and_0: 9 loads, 9 LSLICEs
     Net uForth/cpu1/s_stack_and_2: 9 loads, 9 LSLICEs
     Net uSeq/N_2_1: 2 loads, 2 LSLICEs
     Net uSeq/Cnt16[0]: 1 loads, 1 LSLICEs
     Net uPll/PllLock: 18 loads, 18 LSLICEs
     Net uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net uDvi/U_gen_req/VCC: 405 loads
     Net uSeq.lSRst_iso: 180 loads
     Net uForth/cpu1/code[0]: 145 loads
     Net SRst: 144 loads
     Net uForth/cpu1/rp[2]: 89 loads
     Net uForth/cpu1/rp[3]: 89 loads
     Net uForth/cpu1/sp[0]: 89 loads
     Net uForth/cpu1/sp[3]: 87 loads
     Net uForth/cpu1/code[1]: 86 loads
     Net uForth.cpu_m_write: 78 loads
 

   Number of warnings:  9
   Number of errors:    0



Total CPU Time: 2 secs  
Total REAL Time: 3 secs  
Peak Memory Usage: 294 MB

Dumping design to file Ext10GenDvi_A_map.ncd.

mpartrce -p "Ext10GenDvi_A.p2t" -f "Ext10GenDvi_A.p3t" -tf "Ext10GenDvi_A.pt" "Ext10GenDvi_A_map.ncd" "Ext10GenDvi_A.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Ext10GenDvi_A_map.ncd"
Tue Mar 09 08:55:46 2021

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1 Ext10GenDvi_A_map.ncd Ext10GenDvi_A.dir/5_1.ncd Ext10GenDvi_A.prf
Preference file: Ext10GenDvi_A.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Ext10GenDvi_A_map.ncd.
Design name: TestVideoTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application par from file 'ec5a97x146.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      36/524           6% used
                     36/380           9% bonded
   IOLOGIC           31/520           5% used

   SLICE           1825/33264         5% used

   GSR                1/1           100% used
   EBR                8/240           3% used
   PLL                1/10           10% used


Set delay estimator push_ratio: 95
Number of Signals: 4332
Number of Connections: 13631

Pin Constraint Summary:
   33 out of 36 pins locked (91% locked).

The following 2 signals are selected to use the primary clock routing resources:
    PinTfpClkP_c (driver: uPll/PLLInst_0, clk load #: 161)
    Clk50 (driver: uPll/PLLInst_0, clk load #: 508)


The following 3 signals are selected to use the secondary clock routing resources:
    uSeq.lSRst_iso (driver: uSeq/SLICE_897, clk load #: 0, sr load #: 180, ce load #: 0)
    uForth/cpu1/tload_1 (driver: uForth/cpu1/SLICE_1316, clk load #: 0, sr load #: 0, ce load #: 26)
    pSetReg.un2_ppwe_i_i_a2 (driver: uForth/SLICE_1778, clk load #: 0, sr load #: 0, ce load #: 22)

Signal SRst is selected as Global Set/Reset.
.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 8 secs 

.   
Starting Placer Phase 1.
......................
Placer score = 1347186.
Finished Placer Phase 1.  REAL time: 20 secs 

Starting Placer Phase 2.
.
Starting Placer Optimization. REAL time: 22 secs 
.   
..  ..
.   
Placer score =  4065715
Finished Placer Phase 2.  REAL time: 23 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 6 (0%)
  PLL        : 1 out of 10 (10%)
  DCS        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "PinTfpClkP_c" from CLKOP on comp "uPll/PLLInst_0" on PLL site "PLL_R43C5", clk load = 161
  PRIMARY "Clk50" from CLKOK on comp "uPll/PLLInst_0" on PLL site "PLL_R43C5", clk load = 508
  SECONDARY "uSeq.lSRst_iso" from Q0 on comp "uSeq/SLICE_897" on site "R87C72A", clk load = 0, ce load = 0, sr load = 180
  SECONDARY "uForth/cpu1/tload_1" from F0 on comp "uForth/cpu1/SLICE_1316" on site "R45C144B", clk load = 0, ce load = 26, sr load = 0
  SECONDARY "pSetReg.un2_ppwe_i_i_a2" from F0 on comp "uForth/SLICE_1778" on site "R2C72B", clk load = 0, ce load = 22, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
     DCS   : 0 out of 2 (0%)
     DCC   : 2 out of 6 (33%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

Regional Secondary Clocks:
  No regional secondary clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   36 out of 524 (6.9%) PIO sites used.
   36 out of 380 (9.5%) bonded PIO sites used.
   Number of PIO comps: 36; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
----------+------------------+-------+-----------------+----------------
 I/O Bank | Usage            | Vccio |  Vref1 / Vref2  |  Vtt
----------+------------------+-------+-----------------+----------------
    0     |   1 / 60  (  1%) | 3.3V  |    OFF / OFF    |               
    1     |   0 / 48  (  0%) |  OFF  |    OFF / OFF    |               
    2     |   0 / 42  (  0%) |  OFF  |    OFF / OFF    |               
    3     |  18 / 71  ( 25%) | 3.3V  |    OFF / OFF    |               
    6     |  15 / 79  ( 18%) | 3.3V  |    OFF / OFF    |               
    7     |   1 / 56  (  1%) | 3.3V  |    OFF / OFF    |               
    8     |   1 / 24  (  4%) | 3.3V  |    OFF / OFF    |               
----------+------------------+-------+-----------------+----------------

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

DSP Slice #:          33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 22 secs 

Dumping design to file Ext10GenDvi_A.dir/5_1.ncd.

0 connections routed; 13631 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 37 secs 

Start NBR router at 08:56:23 03/09/21

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 08:56:23 03/09/21

Start NBR section for initial routing at 08:56:23 03/09/21
Level 1, iteration 1
0(0.00%) conflict; 10968(80.46%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.770ns/0.000ns; real time: 38 secs 
Level 2, iteration 1
0(0.00%) conflict; 10963(80.43%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.898ns/0.000ns; real time: 38 secs 
Level 3, iteration 1
68(0.00%) conflicts; 10336(75.83%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.660ns/0.000ns; real time: 38 secs 
Level 4, iteration 1
420(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.568ns/0.000ns; real time: 40 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 08:56:26 03/09/21
Level 1, iteration 1
3(0.00%) conflicts; 727(5.33%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.578ns/0.000ns; real time: 41 secs 
Level 4, iteration 1
219(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.592ns/0.000ns; real time: 41 secs 
Level 4, iteration 2
71(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.592ns/0.000ns; real time: 41 secs 
Level 4, iteration 3
23(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.592ns/0.000ns; real time: 42 secs 
Level 4, iteration 4
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.592ns/0.000ns; real time: 42 secs 
Level 4, iteration 5
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.592ns/0.000ns; real time: 42 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.592ns/0.000ns; real time: 42 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 08:56:28 03/09/21

Start NBR section for re-routing at 08:56:29 03/09/21
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.592ns/0.000ns; real time: 43 secs 

Start NBR section for post-routing at 08:56:29 03/09/21

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 2.592ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 44 secs 
Total REAL time: 45 secs 
Completely routed.
End of route.  13631 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Ext10GenDvi_A.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 2.592
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.207
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 46 secs 
Total REAL time to completion: 47 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "Ext10GenDvi_A.pt" -o "Ext10GenDvi_A.twr" "Ext10GenDvi_A.ncd" "Ext10GenDvi_A.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file ext10gendvi_a.ncd.
Design name: TestVideoTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application trce from file 'ec5a97x146.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Tue Mar 09 08:56:35 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 7 -sphld m -o Ext10GenDvi_A.twr -gui -msgset C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/promote.xml Ext10GenDvi_A.ncd Ext10GenDvi_A.prf 
Design file:     ext10gendvi_a.ncd
Preference file: ext10gendvi_a.prf
Device,speed:    LFE3-70EA,7
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3378994 paths, 44 nets, and 12581 connections (92.30% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Tue Mar 09 08:56:36 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 7 -sphld m -o Ext10GenDvi_A.twr -gui -msgset C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/promote.xml Ext10GenDvi_A.ncd Ext10GenDvi_A.prf 
Design file:     ext10gendvi_a.ncd
Preference file: ext10gendvi_a.prf
Device,speed:    LFE3-70EA,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3378994 paths, 44 nets, and 12581 connections (92.30% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 3 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 390 MB


ltxt2ptxt  -path "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4" "Ext10GenDvi_A.ncd"

Loading design for application ltxt2ptxt from file ext10gendvi_a.ncd.
Design name: TestVideoTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application ltxt2ptxt from file 'ec5a97x146.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.

tmcheck -par "Ext10GenDvi_A.par" 

bitgen -w "Ext10GenDvi_A.ncd" -f "Ext10GenDvi_A.t2b" -e -s "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/Ext10GenDvi.sec" -k "C:/Users/cypri/Documents/GIT/PGE/05_CustumerRelationship/ProjetsDiamonds/GenVideo/Diamond1.4/Ext10GenDvi.bek" "Ext10GenDvi_A.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Ext10GenDvi_A.ncd.
Design name: TestVideoTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application Bitgen from file 'ec5a97x146.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Ext10GenDvi_A.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.5**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                          SPI**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                     PERSISTENT  |                          OFF**  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     ENABLE_NDR  |                          OFF**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                         STRTUP  |                     EXTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.40.
 
Saving bit stream in "Ext10GenDvi_A.bit".
Total CPU Time: 18 secs 
Total REAL Time: 19 secs 
Peak Memory Usage: 1374 MB
