
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -597.80

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -2.27

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -2.27

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: CPU_imm_a2[11]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_imm_a3[11]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ CPU_imm_a2[11]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.02    0.40    0.40 v CPU_imm_a2[11]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_imm_a2[11] (net)
                  0.02    0.00    0.40 v CPU_imm_a3[11]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.40   data arrival time

                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.77    0.77   clock uncertainty
                          0.00    0.77   clock reconvergence pessimism
                                  0.77 ^ CPU_imm_a3[11]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.05    0.82   library hold time
                                  0.82   data required time
-----------------------------------------------------------------------------
                                  0.82   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                 -0.42   slack (VIOLATED)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[3][7]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   217    0.54    4.94    3.84    3.84 ^ CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_reset_a3 (net)
                  4.94    0.00    3.84 ^ _07974_/A (sky130_fd_sc_hd__inv_1)
   317    0.65    1.41    6.36   10.20 v _07974_/Y (sky130_fd_sc_hd__inv_1)
                                         _02586_ (net)
                  1.41    0.00   10.20 v _08658_/B1 (sky130_fd_sc_hd__o21ai_1)
    15    0.04    0.77    1.01   11.21 ^ _08658_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _03238_ (net)
                  0.77    0.00   11.21 ^ _09487_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.13    0.13   11.34 v _09487_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _00829_ (net)
                  0.13    0.00   11.34 v CPU_Xreg_value_a4[3][7]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 11.34   data arrival time

                  0.48    9.60    9.60   clock clk (rise edge)
                          0.00    9.60   clock network delay (ideal)
                         -0.48    9.12   clock uncertainty
                          0.00    9.12   clock reconvergence pessimism
                                  9.12 ^ CPU_Xreg_value_a4[3][7]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05    9.07   library setup time
                                  9.07   data required time
-----------------------------------------------------------------------------
                                  9.07   data required time
                                -11.34   data arrival time
-----------------------------------------------------------------------------
                                 -2.27   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[3][7]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   217    0.54    4.94    3.84    3.84 ^ CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_reset_a3 (net)
                  4.94    0.00    3.84 ^ _07974_/A (sky130_fd_sc_hd__inv_1)
   317    0.65    1.41    6.36   10.20 v _07974_/Y (sky130_fd_sc_hd__inv_1)
                                         _02586_ (net)
                  1.41    0.00   10.20 v _08658_/B1 (sky130_fd_sc_hd__o21ai_1)
    15    0.04    0.77    1.01   11.21 ^ _08658_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _03238_ (net)
                  0.77    0.00   11.21 ^ _09487_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.13    0.13   11.34 v _09487_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _00829_ (net)
                  0.13    0.00   11.34 v CPU_Xreg_value_a4[3][7]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 11.34   data arrival time

                  0.48    9.60    9.60   clock clk (rise edge)
                          0.00    9.60   clock network delay (ideal)
                         -0.48    9.12   clock uncertainty
                          0.00    9.12   clock reconvergence pessimism
                                  9.12 ^ CPU_Xreg_value_a4[3][7]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05    9.07   library setup time
                                  9.07   data required time
-----------------------------------------------------------------------------
                                  9.07   data required time
                                -11.34   data arrival time
-----------------------------------------------------------------------------
                                 -2.27   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.79e-03   3.35e-04   1.03e-08   6.13e-03  72.1%
Combinational          9.63e-04   1.41e-03   8.70e-09   2.37e-03  27.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.76e-03   1.74e-03   1.90e-08   8.50e-03 100.0%
                          79.5%      20.5%       0.0%
