Loading plugins phase: Elapsed time ==> 0s.200ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN.cyprj -d CY8C5888LTI-LP097 -s C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.194ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.118ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  UD3_QFN.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN.cyprj -dcpsoc3 UD3_QFN.v -verilog
======================================================================

======================================================================
Compiling:  UD3_QFN.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN.cyprj -dcpsoc3 UD3_QFN.v -verilog
======================================================================

======================================================================
Compiling:  UD3_QFN.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN.cyprj -dcpsoc3 -verilog UD3_QFN.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jan 13 15:59:00 2026


======================================================================
Compiling:  UD3_QFN.v
Program  :   vpp
Options  :    -yv2 -q10 UD3_QFN.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jan 13 15:59:00 2026

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xnor_v1_0\xnor_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'UD3_QFN.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
UD3_QFN.v (line 5556, col 84):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  UD3_QFN.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN.cyprj -dcpsoc3 -verilog UD3_QFN.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jan 13 15:59:02 2026

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\codegentemp\UD3_QFN.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\codegentemp\UD3_QFN.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xnor_v1_0\xnor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  UD3_QFN.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN.cyprj -dcpsoc3 -verilog UD3_QFN.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jan 13 15:59:03 2026

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\codegentemp\UD3_QFN.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\codegentemp\UD3_QFN.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMuxHw_v1_50\AMuxHw_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xnor_v1_0\xnor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\interrupter1:PWMUDB:km_run\
	\interrupter1:PWMUDB:ctrl_cmpmode2_2\
	\interrupter1:PWMUDB:ctrl_cmpmode2_1\
	\interrupter1:PWMUDB:ctrl_cmpmode2_0\
	\interrupter1:PWMUDB:ctrl_cmpmode1_2\
	\interrupter1:PWMUDB:ctrl_cmpmode1_1\
	\interrupter1:PWMUDB:ctrl_cmpmode1_0\
	\interrupter1:PWMUDB:capt_rising\
	\interrupter1:PWMUDB:capt_falling\
	\interrupter1:PWMUDB:trig_rise\
	\interrupter1:PWMUDB:trig_fall\
	\interrupter1:PWMUDB:sc_kill\
	\interrupter1:PWMUDB:min_kill\
	\interrupter1:PWMUDB:km_tc\
	\interrupter1:PWMUDB:db_tc\
	\interrupter1:PWMUDB:dith_sel\
	\interrupter1:Net_96\
	Net_18816
	\interrupter1:PWMUDB:MODULE_1:b_31\
	\interrupter1:PWMUDB:MODULE_1:b_30\
	\interrupter1:PWMUDB:MODULE_1:b_29\
	\interrupter1:PWMUDB:MODULE_1:b_28\
	\interrupter1:PWMUDB:MODULE_1:b_27\
	\interrupter1:PWMUDB:MODULE_1:b_26\
	\interrupter1:PWMUDB:MODULE_1:b_25\
	\interrupter1:PWMUDB:MODULE_1:b_24\
	\interrupter1:PWMUDB:MODULE_1:b_23\
	\interrupter1:PWMUDB:MODULE_1:b_22\
	\interrupter1:PWMUDB:MODULE_1:b_21\
	\interrupter1:PWMUDB:MODULE_1:b_20\
	\interrupter1:PWMUDB:MODULE_1:b_19\
	\interrupter1:PWMUDB:MODULE_1:b_18\
	\interrupter1:PWMUDB:MODULE_1:b_17\
	\interrupter1:PWMUDB:MODULE_1:b_16\
	\interrupter1:PWMUDB:MODULE_1:b_15\
	\interrupter1:PWMUDB:MODULE_1:b_14\
	\interrupter1:PWMUDB:MODULE_1:b_13\
	\interrupter1:PWMUDB:MODULE_1:b_12\
	\interrupter1:PWMUDB:MODULE_1:b_11\
	\interrupter1:PWMUDB:MODULE_1:b_10\
	\interrupter1:PWMUDB:MODULE_1:b_9\
	\interrupter1:PWMUDB:MODULE_1:b_8\
	\interrupter1:PWMUDB:MODULE_1:b_7\
	\interrupter1:PWMUDB:MODULE_1:b_6\
	\interrupter1:PWMUDB:MODULE_1:b_5\
	\interrupter1:PWMUDB:MODULE_1:b_4\
	\interrupter1:PWMUDB:MODULE_1:b_3\
	\interrupter1:PWMUDB:MODULE_1:b_2\
	\interrupter1:PWMUDB:MODULE_1:b_1\
	\interrupter1:PWMUDB:MODULE_1:b_0\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:a_31\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:a_30\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:a_29\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:a_28\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:a_27\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:a_26\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:a_25\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:a_24\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_31\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_30\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_29\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_28\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_27\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_26\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_25\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_24\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_23\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_22\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_21\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_20\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_19\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_18\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_17\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_16\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_15\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_14\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_13\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_12\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_11\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_10\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_9\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_8\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_7\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_6\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_5\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_4\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_3\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_2\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_1\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:b_0\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_31\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_30\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_29\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_28\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_27\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_26\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_25\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_24\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_23\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_22\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_21\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_20\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_19\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_18\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_17\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_16\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_15\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_14\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_13\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_12\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_11\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_10\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_9\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_8\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_7\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_6\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_5\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_4\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_3\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:s_2\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_9682
	Net_9716
	\interrupter1:Net_113\
	\interrupter1:Net_107\
	\interrupter1:Net_114\
	Net_8086
	Net_9016
	\PWMB:Net_114\
	\ZCD_compB:Net_9\
	Net_9487
	Net_9488
	Net_9489
	Net_9490
	Net_12198
	Net_12282
	Net_9760
	Net_9761
	Net_9762
	Net_9764
	Net_9765
	Net_9766
	Net_9767
	\FB_glitch_detect:PWMUDB:km_run\
	\FB_glitch_detect:PWMUDB:ctrl_cmpmode2_2\
	\FB_glitch_detect:PWMUDB:ctrl_cmpmode2_1\
	\FB_glitch_detect:PWMUDB:ctrl_cmpmode2_0\
	\FB_glitch_detect:PWMUDB:ctrl_cmpmode1_2\
	\FB_glitch_detect:PWMUDB:ctrl_cmpmode1_1\
	\FB_glitch_detect:PWMUDB:ctrl_cmpmode1_0\
	\FB_glitch_detect:PWMUDB:capt_rising\
	\FB_glitch_detect:PWMUDB:capt_falling\
	\FB_glitch_detect:PWMUDB:trig_rise\
	\FB_glitch_detect:PWMUDB:trig_fall\
	\FB_glitch_detect:PWMUDB:sc_kill\
	\FB_glitch_detect:PWMUDB:min_kill\
	\FB_glitch_detect:PWMUDB:km_tc\
	\FB_glitch_detect:PWMUDB:db_tc\
	\FB_glitch_detect:PWMUDB:dith_sel\
	\FB_glitch_detect:Net_101\
	Net_12208
	Net_12209
	\FB_glitch_detect:PWMUDB:MODULE_2:b_31\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_30\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_29\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_28\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_27\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_26\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_25\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_24\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_23\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_22\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_21\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_20\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_19\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_18\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_17\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_16\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_15\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_14\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_13\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_12\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_11\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_10\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_9\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_8\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_7\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_6\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_5\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_4\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_3\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_2\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_1\
	\FB_glitch_detect:PWMUDB:MODULE_2:b_0\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_31\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_30\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_29\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_28\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_27\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_26\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_25\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_24\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_31\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_30\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_29\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_28\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_27\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_26\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_25\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_24\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_23\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_22\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_21\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_20\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_19\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_18\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_17\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_16\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_15\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_14\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_13\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_12\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_11\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_10\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_9\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_8\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_7\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_6\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_5\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_4\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_3\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_2\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_1\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:b_0\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_31\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_30\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_29\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_28\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_27\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_26\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_25\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_24\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_23\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_22\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_21\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_20\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_19\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_18\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_17\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_16\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_15\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_14\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_13\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_12\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_11\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_10\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_9\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_8\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_7\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_6\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_5\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_4\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_3\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_2\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_12210
	Net_12207
	\FB_glitch_detect:Net_113\
	\FB_glitch_detect:Net_107\
	\FB_glitch_detect:Net_114\
	Net_13242
	Net_13243
	Net_13244
	Net_13245
	Net_13246
	Net_13247
	\IDAC_therm:Net_157\
	\ADC_therm:Net_268\
	\ADC_therm:Net_270\
	Net_11569
	Net_11566
	\PWMA:Net_114\
	Net_13273
	\ZCD_counter:Net_82\
	\ZCD_counter:Net_91\
	\ZCD_counter:Net_102\
	\ZCD_counter:CounterUDB:ctrl_cmod_2\
	\ZCD_counter:CounterUDB:ctrl_cmod_1\
	\ZCD_counter:CounterUDB:ctrl_cmod_0\
	Net_13272
	\ZCD_counter:CounterUDB:reload_tc\
	\ZCD_compA:Net_9\
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_15568
	\UART:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_7:lt\
	\UART:BUART:sRX:MODULE_7:eq\
	\UART:BUART:sRX:MODULE_7:gt\
	\UART:BUART:sRX:MODULE_7:gte\
	\UART:BUART:sRX:MODULE_7:lte\
	\USBUART_1:dma_complete_0\
	\USBUART_1:Net_1922\
	\USBUART_1:dma_complete_1\
	\USBUART_1:Net_1921\
	\USBUART_1:dma_complete_2\
	\USBUART_1:Net_1920\
	\USBUART_1:dma_complete_3\
	\USBUART_1:Net_1919\
	\USBUART_1:dma_complete_4\
	\USBUART_1:Net_1918\
	\USBUART_1:dma_complete_5\
	\USBUART_1:Net_1917\
	\USBUART_1:dma_complete_6\
	\USBUART_1:Net_1916\
	\USBUART_1:dma_complete_7\
	\USBUART_1:Net_1915\
	Net_15981
	\Amux_Ctrl:control_out_2\
	Net_14356
	Net_14358
	Net_14359
	Net_14360
	Net_14361
	Net_16385
	Net_15386
	Net_15387
	Net_15388
	Net_15389
	int1_fin
	Net_19104
	\interrupterTimebase:Net_49\
	\interrupterTimebase:Net_82\
	\interrupterTimebase:Net_95\
	\interrupterTimebase:Net_91\
	\interrupterTimebase:Net_102\
	\interrupterTimebase:CounterUDB:ctrl_cmod_2\
	\interrupterTimebase:CounterUDB:ctrl_cmod_1\
	\interrupterTimebase:CounterUDB:ctrl_cmod_0\
	\interrupterTimebase:CounterUDB:reload_tc\
	\I2C:udb_clk\
	Net_16479
	\I2C:Net_973\
	Net_16481
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_16482
	\I2C:Net_975\
	Net_16485
	Net_16487
	\OnTimeCounter:Net_260\
	Net_16679
	Net_16684
	\OnTimeCounter:Net_53\
	\OnTimeCounter:TimerUDB:ctrl_ten\
	\OnTimeCounter:TimerUDB:ctrl_cmode_0\
	\OnTimeCounter:TimerUDB:ctrl_tmode_1\
	\OnTimeCounter:TimerUDB:ctrl_tmode_0\
	\OnTimeCounter:TimerUDB:ctrl_ic_1\
	\OnTimeCounter:TimerUDB:ctrl_ic_0\
	Net_16683
	\OnTimeCounter:TimerUDB:zeros_3\
	\OnTimeCounter:Net_102\
	\OnTimeCounter:Net_266\
	\temp_pwm:PWMUDB:km_run\
	\temp_pwm:PWMUDB:ctrl_cmpmode2_2\
	\temp_pwm:PWMUDB:ctrl_cmpmode2_1\
	\temp_pwm:PWMUDB:ctrl_cmpmode2_0\
	\temp_pwm:PWMUDB:ctrl_cmpmode1_2\
	\temp_pwm:PWMUDB:ctrl_cmpmode1_1\
	\temp_pwm:PWMUDB:ctrl_cmpmode1_0\
	\temp_pwm:PWMUDB:capt_rising\
	\temp_pwm:PWMUDB:capt_falling\
	\temp_pwm:PWMUDB:trig_rise\
	\temp_pwm:PWMUDB:trig_fall\
	\temp_pwm:PWMUDB:sc_kill\
	\temp_pwm:PWMUDB:min_kill\
	\temp_pwm:PWMUDB:km_tc\
	\temp_pwm:PWMUDB:db_tc\
	\temp_pwm:PWMUDB:dith_sel\
	\temp_pwm:Net_101\
	\temp_pwm:Net_96\
	\temp_pwm:PWMUDB:MODULE_8:b_31\
	\temp_pwm:PWMUDB:MODULE_8:b_30\
	\temp_pwm:PWMUDB:MODULE_8:b_29\
	\temp_pwm:PWMUDB:MODULE_8:b_28\
	\temp_pwm:PWMUDB:MODULE_8:b_27\
	\temp_pwm:PWMUDB:MODULE_8:b_26\
	\temp_pwm:PWMUDB:MODULE_8:b_25\
	\temp_pwm:PWMUDB:MODULE_8:b_24\
	\temp_pwm:PWMUDB:MODULE_8:b_23\
	\temp_pwm:PWMUDB:MODULE_8:b_22\
	\temp_pwm:PWMUDB:MODULE_8:b_21\
	\temp_pwm:PWMUDB:MODULE_8:b_20\
	\temp_pwm:PWMUDB:MODULE_8:b_19\
	\temp_pwm:PWMUDB:MODULE_8:b_18\
	\temp_pwm:PWMUDB:MODULE_8:b_17\
	\temp_pwm:PWMUDB:MODULE_8:b_16\
	\temp_pwm:PWMUDB:MODULE_8:b_15\
	\temp_pwm:PWMUDB:MODULE_8:b_14\
	\temp_pwm:PWMUDB:MODULE_8:b_13\
	\temp_pwm:PWMUDB:MODULE_8:b_12\
	\temp_pwm:PWMUDB:MODULE_8:b_11\
	\temp_pwm:PWMUDB:MODULE_8:b_10\
	\temp_pwm:PWMUDB:MODULE_8:b_9\
	\temp_pwm:PWMUDB:MODULE_8:b_8\
	\temp_pwm:PWMUDB:MODULE_8:b_7\
	\temp_pwm:PWMUDB:MODULE_8:b_6\
	\temp_pwm:PWMUDB:MODULE_8:b_5\
	\temp_pwm:PWMUDB:MODULE_8:b_4\
	\temp_pwm:PWMUDB:MODULE_8:b_3\
	\temp_pwm:PWMUDB:MODULE_8:b_2\
	\temp_pwm:PWMUDB:MODULE_8:b_1\
	\temp_pwm:PWMUDB:MODULE_8:b_0\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:a_31\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:a_30\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:a_29\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:a_28\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:a_27\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:a_26\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:a_25\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:a_24\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_31\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_30\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_29\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_28\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_27\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_26\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_25\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_24\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_23\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_22\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_21\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_20\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_19\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_18\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_17\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_16\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_15\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_14\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_13\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_12\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_11\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_10\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_9\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_8\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_7\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_6\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_5\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_4\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_3\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_2\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_1\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:b_0\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_31\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_30\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_29\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_28\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_27\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_26\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_25\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_24\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_23\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_22\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_21\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_20\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_19\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_18\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_17\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_16\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_15\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_14\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_13\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_12\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_11\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_10\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_9\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_8\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_7\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_6\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_5\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_4\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_3\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_2\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_16862
	Net_16858
	Net_16863
	\temp_pwm:Net_113\
	\temp_pwm:Net_107\
	\temp_pwm:Net_114\
	\CT1_comp:Net_9\
	\MODULE_9:g1:a0:gx:u0:albi_1\
	\MODULE_9:g1:a0:gx:u0:agbi_1\
	\MODULE_9:g1:a0:gx:u0:lt_0\
	\MODULE_9:g1:a0:gx:u0:gt_0\
	\MODULE_9:g1:a0:gx:u0:lt_1\
	\MODULE_9:g1:a0:gx:u0:gt_1\
	\MODULE_9:g1:a0:gx:u0:lti_0\
	\MODULE_9:g1:a0:gx:u0:gti_0\
	\MODULE_9:g1:a0:gx:u0:albi_0\
	\MODULE_9:g1:a0:gx:u0:agbi_0\
	\MODULE_9:g1:a0:xneq\
	\MODULE_9:g1:a0:xlt\
	\MODULE_9:g1:a0:xlte\
	\MODULE_9:g1:a0:xgt\
	\MODULE_9:g1:a0:xgte\
	\MODULE_9:lt\
	\MODULE_9:gt\
	\MODULE_9:gte\
	\MODULE_9:lte\
	\MODULE_9:neq\

    Synthesized names
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\interrupter1:PWMUDB:add_vi_vv_MODGEN_1_2\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_31\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_30\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_29\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_28\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_27\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_26\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_25\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_24\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_23\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_22\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_21\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_20\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_19\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_18\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_17\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_16\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_15\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_14\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_13\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_12\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_11\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_10\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_9\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_8\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_7\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_6\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_5\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_4\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_3\
	\FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_2\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_31\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_30\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_29\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_28\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_27\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_26\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_25\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_24\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_23\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_22\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_21\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_20\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_19\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_18\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_17\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_16\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_15\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_14\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_13\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_12\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_11\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_10\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_9\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_8\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_7\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_6\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_5\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_4\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_3\
	\temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_2\

Deleted 546 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__GD2A_net_0
Aliasing tmpOE__therm2_net_0 to tmpOE__GD2A_net_0
Aliasing Net_5502 to zero
Aliasing cydff_11R to zero
Aliasing Net_12148 to tmpOE__GD2A_net_0
Aliasing int_pulse to zero
Aliasing cydff_5S to zero
Aliasing cydff_1R to cydff_5R
Aliasing cydff_1S to zero
Aliasing tmpOE__UVLO_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__TP6_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__LED_int_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__Fan_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__CTout_net_0 to tmpOE__GD2A_net_0
Aliasing \ADC:vp_ctl_0\ to zero
Aliasing \ADC:vp_ctl_2\ to zero
Aliasing \ADC:vn_ctl_1\ to zero
Aliasing \ADC:vn_ctl_3\ to zero
Aliasing \ADC:vp_ctl_1\ to zero
Aliasing \ADC:vp_ctl_3\ to zero
Aliasing \ADC:vn_ctl_0\ to zero
Aliasing \ADC:vn_ctl_2\ to zero
Aliasing \ADC:tmpOE__Bypass_net_0\ to tmpOE__GD2A_net_0
Aliasing \ADC:Net_383\ to zero
Aliasing \interrupter1:PWMUDB:hwCapture\ to zero
Aliasing \interrupter1:PWMUDB:trig_out\ to tmpOE__GD2A_net_0
Aliasing \interrupter1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \interrupter1:PWMUDB:trig_disable\\R\ to \interrupter1:PWMUDB:runmode_enable\\R\
Aliasing \interrupter1:PWMUDB:trig_disable\\S\ to zero
Aliasing \interrupter1:PWMUDB:ltch_kill_reg\\R\ to \interrupter1:PWMUDB:runmode_enable\\R\
Aliasing \interrupter1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \interrupter1:PWMUDB:min_kill_reg\\R\ to \interrupter1:PWMUDB:runmode_enable\\R\
Aliasing \interrupter1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \interrupter1:PWMUDB:final_kill\ to tmpOE__GD2A_net_0
Aliasing \interrupter1:PWMUDB:dith_count_1\\R\ to \interrupter1:PWMUDB:runmode_enable\\R\
Aliasing \interrupter1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \interrupter1:PWMUDB:dith_count_0\\R\ to \interrupter1:PWMUDB:runmode_enable\\R\
Aliasing \interrupter1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \interrupter1:PWMUDB:cs_addr_0\ to \interrupter1:PWMUDB:runmode_enable\\R\
Aliasing \interrupter1:PWMUDB:pwm_temp\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GD2A_net_0
Aliasing tmpOE__therm1_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__GD1A_net_0 to tmpOE__GD2A_net_0
Aliasing \PWMB:Net_113\ to tmpOE__GD2A_net_0
Aliasing Net_5217 to zero
Aliasing cydff_12R to cydff_5R
Aliasing cydff_12S to zero
Aliasing tmpOE__ZCDB_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__LED_sysfault_net_0 to tmpOE__GD2A_net_0
Aliasing \FB_Filter:Net_1\ to zero
Aliasing \FB_Filter:Net_4\ to zero
Aliasing \FB_Filter:Net_5\ to zero
Aliasing tmpOE__LED_com_net_0 to tmpOE__GD2A_net_0
Aliasing cydff_27S to zero
Aliasing \interrupter1_control:clk\ to zero
Aliasing \interrupter1_control:rst\ to zero
Aliasing \FB_capture:Net_260\ to zero
Aliasing \FB_capture:Net_102\ to tmpOE__GD2A_net_0
Aliasing tmpOE__Relay2_net_0 to tmpOE__GD2A_net_0
Aliasing cydff_4R to zero
Aliasing cydff_4S to cydff_5R
Aliasing \FB_THRSH_DAC:Net_83\ to zero
Aliasing \FB_THRSH_DAC:Net_81\ to zero
Aliasing \FB_THRSH_DAC:Net_82\ to zero
Aliasing tmpOE__Relay1_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__LED_OCD_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__GD2B_net_0 to tmpOE__GD2A_net_0
Aliasing \QCW_enable:clk\ to zero
Aliasing \QCW_enable:rst\ to zero
Aliasing \FB_glitch_detect:PWMUDB:hwCapture\ to zero
Aliasing \FB_glitch_detect:PWMUDB:trig_out\ to tmpOE__GD2A_net_0
Aliasing \FB_glitch_detect:PWMUDB:runmode_enable\\S\ to zero
Aliasing \FB_glitch_detect:PWMUDB:trig_disable\\R\ to \FB_glitch_detect:PWMUDB:runmode_enable\\R\
Aliasing \FB_glitch_detect:PWMUDB:trig_disable\\S\ to zero
Aliasing \FB_glitch_detect:PWMUDB:ltch_kill_reg\\R\ to \FB_glitch_detect:PWMUDB:runmode_enable\\R\
Aliasing \FB_glitch_detect:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \FB_glitch_detect:PWMUDB:min_kill_reg\\R\ to \FB_glitch_detect:PWMUDB:runmode_enable\\R\
Aliasing \FB_glitch_detect:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \FB_glitch_detect:PWMUDB:final_kill\ to tmpOE__GD2A_net_0
Aliasing \FB_glitch_detect:PWMUDB:dith_count_1\\R\ to \FB_glitch_detect:PWMUDB:runmode_enable\\R\
Aliasing \FB_glitch_detect:PWMUDB:dith_count_1\\S\ to zero
Aliasing \FB_glitch_detect:PWMUDB:dith_count_0\\R\ to \FB_glitch_detect:PWMUDB:runmode_enable\\R\
Aliasing \FB_glitch_detect:PWMUDB:dith_count_0\\S\ to zero
Aliasing \FB_glitch_detect:PWMUDB:status_6\ to zero
Aliasing \FB_glitch_detect:PWMUDB:status_4\ to zero
Aliasing \FB_glitch_detect:PWMUDB:cmp1_status_reg\\R\ to \FB_glitch_detect:PWMUDB:runmode_enable\\R\
Aliasing \FB_glitch_detect:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \FB_glitch_detect:PWMUDB:cmp2_status_reg\\R\ to \FB_glitch_detect:PWMUDB:runmode_enable\\R\
Aliasing \FB_glitch_detect:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \FB_glitch_detect:PWMUDB:final_kill_reg\\R\ to \FB_glitch_detect:PWMUDB:runmode_enable\\R\
Aliasing \FB_glitch_detect:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \FB_glitch_detect:PWMUDB:cs_addr_0\ to \FB_glitch_detect:PWMUDB:runmode_enable\\R\
Aliasing \FB_glitch_detect:PWMUDB:pwm1_i\ to zero
Aliasing \FB_glitch_detect:PWMUDB:pwm2_i\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GD2A_net_0
Aliasing cydff_17R to cydff_5R
Aliasing cydff_17S to zero
Aliasing tmpOE__DEBUG_DA_net_0 to tmpOE__GD2A_net_0
Aliasing \ZCDref:Net_83\ to zero
Aliasing \ZCDref:Net_81\ to zero
Aliasing \ZCDref:Net_82\ to zero
Aliasing cydff_3R to cydff_5R
Aliasing cydff_3S to zero
Aliasing cydff_9R to cydff_5R
Aliasing cydff_9S to zero
Aliasing \system_fault:clk\ to zero
Aliasing \system_fault:rst\ to zero
Aliasing \IDAC_therm:Net_125\ to zero
Aliasing \IDAC_therm:Net_194\ to zero
Aliasing \IDAC_therm:Net_195\ to zero
Aliasing tmpOE__Ibus_net_0 to tmpOE__GD2A_net_0
Aliasing AMuxHw_1_Decoder_enable to tmpOE__GD2A_net_0
Aliasing tmpOE__Vbus_net_0 to tmpOE__GD2A_net_0
Aliasing \ADC_therm:Net_482\ to zero
Aliasing \ADC_therm:Net_252\ to zero
Aliasing \ADC_therm:soc\ to tmpOE__GD2A_net_0
Aliasing Net_19441 to tmpOE__GD2A_net_0
Aliasing Net_11571 to zero
Aliasing \PWMA:Net_113\ to tmpOE__GD2A_net_0
Aliasing tmpOE__GD1B_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__Vin_net_0 to tmpOE__GD2A_net_0
Aliasing \CT1_dac:Net_83\ to zero
Aliasing \CT1_dac:Net_81\ to zero
Aliasing \CT1_dac:Net_82\ to zero
Aliasing \ZCD_counter:Net_95\ to zero
Aliasing \ZCD_counter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \ZCD_counter:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \ZCD_counter:CounterUDB:capt_rising\ to zero
Aliasing \ZCD_counter:CounterUDB:reload\ to cydff_5R
Aliasing tmpOE__ZCDA_net_0 to tmpOE__GD2A_net_0
Aliasing cydff_15S to zero
Aliasing Net_13156 to tmpOE__GD2A_net_0
Aliasing cydff_14R to cydff_5R
Aliasing cydff_14S to zero
Aliasing Net_15376 to zero
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GD2A_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to tmpOE__GD2A_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to tmpOE__GD2A_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__GD2A_net_0
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\ to tmpOE__GD2A_net_0
Aliasing \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__GD2A_net_0
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to tmpOE__GD2A_net_0
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to tmpOE__GD2A_net_0
Aliasing Net_19635 to zero
Aliasing cydff_13R to zero
Aliasing \Amux_Ctrl:clk\ to zero
Aliasing \Amux_Ctrl:rst\ to zero
Aliasing \no_fb_reg:status_1\ to zero
Aliasing \no_fb_reg:status_2\ to zero
Aliasing \no_fb_reg:status_3\ to zero
Aliasing \no_fb_reg:status_4\ to zero
Aliasing \no_fb_reg:status_5\ to zero
Aliasing \no_fb_reg:status_6\ to zero
Aliasing \no_fb_reg:status_7\ to zero
Aliasing tmpOE__Vdriver_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__Rx_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__Tx_net_0 to tmpOE__GD2A_net_0
Aliasing \IVO:clk\ to zero
Aliasing \IVO:rst\ to zero
Aliasing tmpOE__Relay3_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__Relay4_net_0 to tmpOE__GD2A_net_0
Aliasing \interrupterTimebase:Net_89\ to tmpOE__GD2A_net_0
Aliasing \interrupterTimebase:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \interrupterTimebase:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \interrupterTimebase:CounterUDB:capt_rising\ to zero
Aliasing Net_19103 to zero
Aliasing cydff_30R to cydff_5R
Aliasing cydff_30S to zero
Aliasing \ADC_peak:vp_ctl_0\ to zero
Aliasing \ADC_peak:vp_ctl_2\ to zero
Aliasing \ADC_peak:vn_ctl_1\ to zero
Aliasing \ADC_peak:vn_ctl_3\ to zero
Aliasing \ADC_peak:vp_ctl_1\ to zero
Aliasing \ADC_peak:vp_ctl_3\ to zero
Aliasing \ADC_peak:vn_ctl_0\ to zero
Aliasing \ADC_peak:vn_ctl_2\ to zero
Aliasing \ADC_peak:tmpOE__Bypass_net_0\ to tmpOE__GD2A_net_0
Aliasing \ADC_peak:Net_383\ to zero
Aliasing tmpOE__Ext_Interrupter_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__SDA_1_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__GD2A_net_0
Aliasing \I2C:Net_969\ to tmpOE__GD2A_net_0
Aliasing \I2C:Net_968\ to tmpOE__GD2A_net_0
Aliasing \OnTimeCounter:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \OnTimeCounter:TimerUDB:trigger_enable\ to tmpOE__GD2A_net_0
Aliasing \OnTimeCounter:TimerUDB:status_6\ to zero
Aliasing \OnTimeCounter:TimerUDB:status_5\ to zero
Aliasing \OnTimeCounter:TimerUDB:status_4\ to zero
Aliasing \OnTimeCounter:TimerUDB:status_0\ to \OnTimeCounter:TimerUDB:tc_i\
Aliasing Net_16687 to zero
Aliasing \temp_pwm:PWMUDB:hwCapture\ to zero
Aliasing \temp_pwm:PWMUDB:trig_out\ to tmpOE__GD2A_net_0
Aliasing Net_16818 to zero
Aliasing \temp_pwm:PWMUDB:runmode_enable\\S\ to zero
Aliasing \temp_pwm:PWMUDB:ltch_kill_reg\\R\ to \temp_pwm:PWMUDB:runmode_enable\\R\
Aliasing \temp_pwm:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \temp_pwm:PWMUDB:min_kill_reg\\R\ to \temp_pwm:PWMUDB:runmode_enable\\R\
Aliasing \temp_pwm:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \temp_pwm:PWMUDB:final_kill\ to tmpOE__GD2A_net_0
Aliasing \temp_pwm:PWMUDB:dith_count_1\\R\ to \temp_pwm:PWMUDB:runmode_enable\\R\
Aliasing \temp_pwm:PWMUDB:dith_count_1\\S\ to zero
Aliasing \temp_pwm:PWMUDB:dith_count_0\\R\ to \temp_pwm:PWMUDB:runmode_enable\\R\
Aliasing \temp_pwm:PWMUDB:dith_count_0\\S\ to zero
Aliasing \temp_pwm:PWMUDB:status_6\ to zero
Aliasing \temp_pwm:PWMUDB:status_4\ to zero
Aliasing \temp_pwm:PWMUDB:cmp1_status_reg\\R\ to \temp_pwm:PWMUDB:runmode_enable\\R\
Aliasing \temp_pwm:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \temp_pwm:PWMUDB:cmp2_status_reg\\R\ to \temp_pwm:PWMUDB:runmode_enable\\R\
Aliasing \temp_pwm:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \temp_pwm:PWMUDB:final_kill_reg\\R\ to \temp_pwm:PWMUDB:runmode_enable\\R\
Aliasing \temp_pwm:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \temp_pwm:PWMUDB:cs_addr_0\ to \temp_pwm:PWMUDB:runmode_enable\\R\
Aliasing \temp_pwm:PWMUDB:pwm_temp\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__GD2A_net_0
Aliasing tmpOE__digipot_clk_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__digipot_data_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__digipot_ncs_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__dcdc_ena_net_0 to tmpOE__GD2A_net_0
Aliasing tmpOE__ZCD_Debug_net_0 to tmpOE__GD2A_net_0
Aliasing cydff_19R to zero
Aliasing cydff_19S to cydff_5R
Aliasing Net_18733 to tmpOE__GD2A_net_0
Aliasing cydff_18S to zero
Aliasing Net_18090 to tmpOE__GD2A_net_0
Aliasing cydff_2R to cydff_15R
Aliasing cydff_2S to zero
Aliasing \Sample_Hold_1:Net_60\ to zero
Aliasing \Sample_Hold_1:Net_85\ to zero
Aliasing \Comp_1:clock\ to zero
Aliasing tmpOE__button_input_net_0 to tmpOE__GD2A_net_0
Aliasing \MODULE_9:g1:a0:gx:u0:aeqb_0\ to tmpOE__GD2A_net_0
Aliasing \interrupter1:PWMUDB:min_kill_reg\\D\ to tmpOE__GD2A_net_0
Aliasing \interrupter1:PWMUDB:prevCapture\\D\ to zero
Aliasing \interrupter1:PWMUDB:trig_last\\D\ to zero
Aliasing \interrupter1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GD2A_net_0
Aliasing \FB_glitch_detect:PWMUDB:min_kill_reg\\D\ to tmpOE__GD2A_net_0
Aliasing \FB_glitch_detect:PWMUDB:prevCapture\\D\ to zero
Aliasing \FB_glitch_detect:PWMUDB:trig_last\\D\ to zero
Aliasing \FB_glitch_detect:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GD2A_net_0
Aliasing \FB_glitch_detect:PWMUDB:tc_i_reg\\D\ to \FB_glitch_detect:PWMUDB:status_2\
Aliasing AMuxHw_1_Decoder_old_id_1D to MODIN8_1
Aliasing AMuxHw_1_Decoder_old_id_0D to MODIN8_0
Aliasing \ZCD_counter:CounterUDB:prevCapture\\D\ to zero
Aliasing \ZCD_counter:CounterUDB:cmp_out_reg_i\\D\ to \ZCD_counter:CounterUDB:prevCompare\\D\
Aliasing Net_15569D to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \interrupterTimebase:CounterUDB:prevCapture\\D\ to zero
Aliasing \interrupterTimebase:CounterUDB:cmp_out_reg_i\\D\ to \interrupterTimebase:CounterUDB:prevCompare\\D\
Aliasing \OnTimeCounter:TimerUDB:capture_last\\D\ to zero
Aliasing \OnTimeCounter:TimerUDB:hwEnable_reg\\D\ to \OnTimeCounter:TimerUDB:run_mode\
Aliasing \OnTimeCounter:TimerUDB:capture_out_reg_i\\D\ to \OnTimeCounter:TimerUDB:capt_fifo_load_int\
Aliasing \temp_pwm:PWMUDB:min_kill_reg\\D\ to tmpOE__GD2A_net_0
Aliasing \temp_pwm:PWMUDB:prevCapture\\D\ to zero
Aliasing \temp_pwm:PWMUDB:trig_last\\D\ to zero
Aliasing \temp_pwm:PWMUDB:ltch_kill_reg\\D\ to tmpOE__GD2A_net_0
Aliasing \temp_pwm:PWMUDB:tc_i_reg\\D\ to \temp_pwm:PWMUDB:status_2\
Aliasing cydff_19D to cydff_15R
Removing Lhs of wire one[9] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire Net_4423[16] = cydff_1[64]
Removing Lhs of wire tmpOE__therm2_net_0[18] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire Net_5502[24] = zero[8]
Removing Rhs of wire Net_12147[26] = \FB_glitch_detect:Net_96\[875]
Removing Rhs of wire Net_12147[26] = \FB_glitch_detect:PWMUDB:pwm_i_reg\[867]
Removing Lhs of wire cydff_11R[32] = zero[8]
Removing Lhs of wire cydff_11S[34] = Net_16264[33]
Removing Lhs of wire Net_5508[35] = cydff_11[31]
Removing Rhs of wire interrupter[37] = cydff_6[567]
Removing Rhs of wire Net_13092[38] = cydff_15[1413]
Removing Lhs of wire Net_12148[41] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire Net_12930[45] = cydff_12[560]
Removing Rhs of wire Net_12965[51] = cydff_4[673]
Removing Rhs of wire Net_12937[53] = cydff_5[59]
Removing Lhs of wire int_pulse[56] = zero[8]
Removing Rhs of wire Net_16315[57] = \interrupter1_control:control_out_0\[619]
Removing Rhs of wire Net_16315[57] = \interrupter1_control:control_0\[641]
Removing Lhs of wire cydff_5R[60] = pwm_reset[61]
Removing Lhs of wire cydff_5S[62] = zero[8]
Removing Rhs of wire Net_13009[63] = \mux_1:tmp__mux_1_reg\[642]
Removing Lhs of wire cydff_1R[65] = pwm_reset[61]
Removing Lhs of wire cydff_1S[66] = zero[8]
Removing Lhs of wire tmpOE__UVLO_net_0[70] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire tmpOE__TP6_net_0[76] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire int1[77] = \interrupter1:PWMUDB:pwm1_i_reg\[315]
Removing Rhs of wire Net_12291[83] = \PWMA:Net_57\[1256]
Removing Lhs of wire tmpOE__LED_int_net_0[86] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire tmpOE__Fan_net_0[97] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire tmpOE__CTout_net_0[103] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \ADC:vp_ctl_0\[113] = zero[8]
Removing Lhs of wire \ADC:vp_ctl_2\[114] = zero[8]
Removing Lhs of wire \ADC:vn_ctl_1\[115] = zero[8]
Removing Lhs of wire \ADC:vn_ctl_3\[116] = zero[8]
Removing Lhs of wire \ADC:vp_ctl_1\[117] = zero[8]
Removing Lhs of wire \ADC:vp_ctl_3\[118] = zero[8]
Removing Lhs of wire \ADC:vn_ctl_0\[119] = zero[8]
Removing Lhs of wire \ADC:vn_ctl_2\[120] = zero[8]
Removing Rhs of wire \ADC:Net_188\[124] = \ADC:Net_221\[125]
Removing Lhs of wire \ADC:tmpOE__Bypass_net_0\[149] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \ADC:Net_383\[164] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:ctrl_enable\[182] = \interrupter1:PWMUDB:control_7\[174]
Removing Lhs of wire \interrupter1:PWMUDB:hwCapture\[192] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:hwEnable\[193] = \interrupter1:PWMUDB:control_7\[174]
Removing Lhs of wire \interrupter1:PWMUDB:trig_out\[197] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \interrupter1:PWMUDB:runmode_enable\\R\[201] = int1_reset[202]
Removing Lhs of wire \interrupter1:PWMUDB:runmode_enable\\S\[203] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:trig_disable\\R\[204] = int1_reset[202]
Removing Lhs of wire \interrupter1:PWMUDB:trig_disable\\S\[205] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:final_enable\[206] = \interrupter1:PWMUDB:runmode_enable\[198]
Removing Lhs of wire \interrupter1:PWMUDB:ltch_kill_reg\\R\[209] = int1_reset[202]
Removing Lhs of wire \interrupter1:PWMUDB:ltch_kill_reg\\S\[210] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:min_kill_reg\\R\[211] = int1_reset[202]
Removing Lhs of wire \interrupter1:PWMUDB:min_kill_reg\\S\[212] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:final_kill\[215] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_1\[219] = \interrupter1:PWMUDB:MODULE_1:g2:a0:s_1\[484]
Removing Lhs of wire \interrupter1:PWMUDB:add_vi_vv_MODGEN_1_0\[221] = \interrupter1:PWMUDB:MODULE_1:g2:a0:s_0\[485]
Removing Lhs of wire \interrupter1:PWMUDB:dith_count_1\\R\[222] = int1_reset[202]
Removing Lhs of wire \interrupter1:PWMUDB:dith_count_1\\S\[223] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:dith_count_0\\R\[224] = int1_reset[202]
Removing Lhs of wire \interrupter1:PWMUDB:dith_count_0\\S\[225] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:cs_addr_2\[227] = \interrupter1:PWMUDB:tc_i\[199]
Removing Lhs of wire \interrupter1:PWMUDB:cs_addr_1\[228] = \interrupter1:PWMUDB:runmode_enable\[198]
Removing Lhs of wire \interrupter1:PWMUDB:cs_addr_0\[229] = int1_reset[202]
Removing Lhs of wire \interrupter1:PWMUDB:compare2\[312] = \interrupter1:PWMUDB:cmp2_less\[284]
Removing Rhs of wire \interrupter1:Net_101\[320] = \interrupter1:PWMUDB:tc_i_reg\[319]
Removing Lhs of wire \interrupter1:PWMUDB:pwm_temp\[323] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_23\[366] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_22\[367] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_21\[368] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_20\[369] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_19\[370] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_18\[371] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_17\[372] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_16\[373] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_15\[374] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_14\[375] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_13\[376] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_12\[377] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_11\[378] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_10\[379] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_9\[380] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_8\[381] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_7\[382] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_6\[383] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_5\[384] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_4\[385] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_3\[386] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_2\[387] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_1\[388] = \interrupter1:PWMUDB:MODIN1_1\[389]
Removing Lhs of wire \interrupter1:PWMUDB:MODIN1_1\[389] = \interrupter1:PWMUDB:dith_count_1\[218]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:a_0\[390] = \interrupter1:PWMUDB:MODIN1_0\[391]
Removing Lhs of wire \interrupter1:PWMUDB:MODIN1_0\[391] = \interrupter1:PWMUDB:dith_count_0\[220]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[523] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[524] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire Net_7037[528] = \interrupter1:Net_101\[320]
Removing Lhs of wire tmpOE__therm1_net_0[533] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire tmpOE__GD1A_net_0[539] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \PWMB:Net_107\[548] = zero[8]
Removing Lhs of wire \PWMB:Net_113\[549] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire PWMB_trig[554] = \PWMB:Net_57\[552]
Removing Lhs of wire Net_5217[557] = zero[8]
Removing Rhs of wire Net_11931[559] = \mux_2:tmp__mux_2_reg\[691]
Removing Lhs of wire cydff_12R[561] = pwm_reset[61]
Removing Lhs of wire cydff_12S[562] = zero[8]
Removing Lhs of wire Net_11658[566] = cydff_7[564]
Removing Lhs of wire tmpOE__ZCDB_net_0[569] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire tmpOE__LED_sysfault_net_0[576] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire fb_nGlitchFilter[584] = cydff_27[609]
Removing Rhs of wire Net_12574[585] = \ZCD_compB:Net_1\[614]
Removing Lhs of wire \FB_Filter:Net_1\[586] = zero[8]
Removing Lhs of wire \FB_Filter:Net_4\[588] = zero[8]
Removing Lhs of wire \FB_Filter:Net_5\[589] = zero[8]
Removing Rhs of wire Net_6996[601] = \interrupter1_control:control_out_1\[620]
Removing Rhs of wire Net_6996[601] = \interrupter1_control:control_1\[640]
Removing Lhs of wire tmpOE__LED_com_net_0[604] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire cydff_27R[610] = ZCD_pulse[12]
Removing Lhs of wire cydff_27S[611] = zero[8]
Removing Lhs of wire \interrupter1_control:clk\[617] = zero[8]
Removing Lhs of wire \interrupter1_control:rst\[618] = zero[8]
Removing Rhs of wire Net_16095[621] = \interrupter1_control:control_out_2\[622]
Removing Rhs of wire Net_16095[621] = \interrupter1_control:control_2\[639]
Removing Rhs of wire Net_16103[623] = \interrupter1_control:control_out_3\[624]
Removing Rhs of wire Net_16103[623] = \interrupter1_control:control_3\[638]
Removing Rhs of wire Net_18015[649] = \ZCD_compA:Net_1\[1394]
Removing Lhs of wire \FB_capture:Net_260\[653] = zero[8]
Removing Lhs of wire \FB_capture:Net_266\[654] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \FB_capture:Net_102\[661] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire FB_STABLE[662] = cy_srff_3[1779]
Removing Lhs of wire inOCD[666] = cydff_10[664]
Removing Lhs of wire tmpOE__Relay2_net_0[668] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire cydff_4R[675] = zero[8]
Removing Lhs of wire cydff_4S[676] = pwm_reset[61]
Removing Lhs of wire \FB_THRSH_DAC:Net_83\[680] = zero[8]
Removing Lhs of wire \FB_THRSH_DAC:Net_81\[681] = zero[8]
Removing Lhs of wire \FB_THRSH_DAC:Net_82\[682] = zero[8]
Removing Rhs of wire Tselect[693] = cydff_9[1120]
Removing Lhs of wire tmpOE__Relay1_net_0[695] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire Net_18729[701] = cydff_18[2827]
Removing Rhs of wire Net_18725[702] = \system_fault:control_out_0\[1127]
Removing Rhs of wire Net_18725[702] = \system_fault:control_0\[1150]
Removing Lhs of wire tmpOE__LED_OCD_net_0[704] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire tmpOE__GD2B_net_0[711] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \QCW_enable:clk\[717] = zero[8]
Removing Lhs of wire \QCW_enable:rst\[718] = zero[8]
Removing Rhs of wire QCW_enable_sig[719] = \QCW_enable:control_out_0\[720]
Removing Rhs of wire QCW_enable_sig[719] = \QCW_enable:control_0\[743]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:ctrl_enable\[761] = \FB_glitch_detect:PWMUDB:control_7\[753]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:hwCapture\[771] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:hwEnable\[772] = \FB_glitch_detect:PWMUDB:control_7\[753]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:trig_out\[776] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:runmode_enable\\R\[780] = Net_12206[747]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:runmode_enable\\S\[781] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:trig_disable\\R\[782] = Net_12206[747]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:trig_disable\\S\[783] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:final_enable\[784] = \FB_glitch_detect:PWMUDB:runmode_enable\[777]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:ltch_kill_reg\\R\[787] = Net_12206[747]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:ltch_kill_reg\\S\[788] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:min_kill_reg\\R\[789] = Net_12206[747]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:min_kill_reg\\S\[790] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:final_kill\[793] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_1\[797] = \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_1\[1037]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:add_vi_vv_MODGEN_2_0\[799] = \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_0\[1038]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:dith_count_1\\R\[800] = Net_12206[747]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:dith_count_1\\S\[801] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:dith_count_0\\R\[802] = Net_12206[747]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:dith_count_0\\S\[803] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:status_6\[806] = zero[8]
Removing Rhs of wire \FB_glitch_detect:PWMUDB:status_5\[807] = \FB_glitch_detect:PWMUDB:final_kill_reg\[822]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:status_4\[808] = zero[8]
Removing Rhs of wire \FB_glitch_detect:PWMUDB:status_3\[809] = \FB_glitch_detect:PWMUDB:fifo_full\[829]
Removing Rhs of wire \FB_glitch_detect:PWMUDB:status_1\[811] = \FB_glitch_detect:PWMUDB:cmp2_status_reg\[821]
Removing Rhs of wire \FB_glitch_detect:PWMUDB:status_0\[812] = \FB_glitch_detect:PWMUDB:cmp1_status_reg\[820]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:cmp1_status_reg\\R\[823] = Net_12206[747]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:cmp1_status_reg\\S\[824] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:cmp2_status_reg\\R\[825] = Net_12206[747]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:cmp2_status_reg\\S\[826] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:final_kill_reg\\R\[827] = Net_12206[747]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:final_kill_reg\\S\[828] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:cs_addr_2\[830] = \FB_glitch_detect:PWMUDB:tc_i\[778]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:cs_addr_1\[831] = \FB_glitch_detect:PWMUDB:runmode_enable\[777]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:cs_addr_0\[832] = Net_12206[747]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:compare2\[866] = \FB_glitch_detect:PWMUDB:cmp2_less\[839]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:pwm1_i\[870] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:pwm2_i\[872] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_23\[919] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_22\[920] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_21\[921] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_20\[922] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_19\[923] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_18\[924] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_17\[925] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_16\[926] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_15\[927] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_14\[928] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_13\[929] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_12\[930] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_11\[931] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_10\[932] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_9\[933] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_8\[934] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_7\[935] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_6\[936] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_5\[937] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_4\[938] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_3\[939] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_2\[940] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_1\[941] = \FB_glitch_detect:PWMUDB:MODIN2_1\[942]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODIN2_1\[942] = \FB_glitch_detect:PWMUDB:dith_count_1\[796]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:a_0\[943] = \FB_glitch_detect:PWMUDB:MODIN2_0\[944]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODIN2_0\[944] = \FB_glitch_detect:PWMUDB:dith_count_0\[798]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1076] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1077] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire Net_13204[1088] = cydff_14[1418]
Removing Lhs of wire cydff_17R[1089] = pwm_reset[61]
Removing Lhs of wire cydff_17S[1090] = zero[8]
Removing Lhs of wire Net_13155[1091] = cydff_17[1087]
Removing Lhs of wire tmpOE__DEBUG_DA_net_0[1093] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire Net_13005[1102] = cy_srff_1[1101]
Removing Lhs of wire \ZCDref:Net_83\[1104] = zero[8]
Removing Lhs of wire \ZCDref:Net_81\[1105] = zero[8]
Removing Lhs of wire \ZCDref:Net_82\[1106] = zero[8]
Removing Lhs of wire cydff_3R[1115] = pwm_reset[61]
Removing Lhs of wire cydff_3S[1116] = zero[8]
Removing Lhs of wire Net_12924[1117] = cydff_3[1114]
Removing Lhs of wire cydff_9R[1121] = pwm_reset[61]
Removing Lhs of wire cydff_9S[1122] = zero[8]
Removing Lhs of wire \system_fault:clk\[1125] = zero[8]
Removing Lhs of wire \system_fault:rst\[1126] = zero[8]
Removing Rhs of wire kill_no_fb[1128] = \system_fault:control_out_1\[1129]
Removing Rhs of wire kill_no_fb[1128] = \system_fault:control_1\[1149]
Removing Lhs of wire \IDAC_therm:Net_125\[1156] = zero[8]
Removing Lhs of wire \IDAC_therm:Net_158\[1157] = zero[8]
Removing Lhs of wire \IDAC_therm:Net_123\[1158] = zero[8]
Removing Lhs of wire \IDAC_therm:Net_194\[1162] = zero[8]
Removing Lhs of wire \IDAC_therm:Net_195\[1163] = zero[8]
Removing Lhs of wire tmpOE__Ibus_net_0[1165] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire AMuxHw_1_Decoder_enable[1171] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[1173] = \MODULE_9:g1:a0:xeq\[2906]
Removing Rhs of wire Net_12420_1[1175] = \Amux_Ctrl:control_out_1\[1795]
Removing Rhs of wire Net_12420_1[1175] = \Amux_Ctrl:control_1\[1815]
Removing Rhs of wire Net_12420_0[1177] = \Amux_Ctrl:control_out_0\[1794]
Removing Rhs of wire Net_12420_0[1177] = \Amux_Ctrl:control_0\[1816]
Removing Lhs of wire tmpOE__Vbus_net_0[1187] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire \ADC_therm:Net_488\[1204] = \ADC_therm:Net_250\[1237]
Removing Lhs of wire \ADC_therm:Net_481\[1206] = zero[8]
Removing Lhs of wire \ADC_therm:Net_482\[1207] = zero[8]
Removing Lhs of wire \ADC_therm:Net_252\[1239] = zero[8]
Removing Lhs of wire \ADC_therm:soc\[1241] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire Net_19441[1245] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire Net_11571[1246] = zero[8]
Removing Lhs of wire \PWMA:Net_107\[1253] = zero[8]
Removing Lhs of wire \PWMA:Net_113\[1254] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire tmpOE__GD1B_net_0[1262] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire tmpOE__Vin_net_0[1269] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire Net_12256[1275] = cydff_8[1278]
Removing Lhs of wire Net_12257[1277] = cydff_24[1276]
Removing Lhs of wire \CT1_dac:Net_83\[1280] = zero[8]
Removing Lhs of wire \CT1_dac:Net_81\[1281] = zero[8]
Removing Lhs of wire \CT1_dac:Net_82\[1282] = zero[8]
Removing Rhs of wire Net_11737[1288] = \ZCD_counter:Net_49\[1289]
Removing Rhs of wire Net_11737[1288] = \ZCD_counter:CounterUDB:tc_reg_i\[1344]
Removing Lhs of wire \ZCD_counter:Net_89\[1291] = zero[8]
Removing Lhs of wire \ZCD_counter:Net_95\[1292] = zero[8]
Removing Lhs of wire \ZCD_counter:CounterUDB:ctrl_capmode_1\[1300] = zero[8]
Removing Lhs of wire \ZCD_counter:CounterUDB:ctrl_capmode_0\[1301] = zero[8]
Removing Lhs of wire \ZCD_counter:CounterUDB:ctrl_enable\[1313] = \ZCD_counter:CounterUDB:control_7\[1305]
Removing Lhs of wire \ZCD_counter:CounterUDB:capt_rising\[1315] = zero[8]
Removing Lhs of wire \ZCD_counter:CounterUDB:capt_falling\[1316] = \ZCD_counter:CounterUDB:prevCapture\[1314]
Removing Lhs of wire \ZCD_counter:CounterUDB:reload\[1319] = pwm_reset[61]
Removing Lhs of wire \ZCD_counter:CounterUDB:final_enable\[1320] = \ZCD_counter:CounterUDB:control_7\[1305]
Removing Rhs of wire \ZCD_counter:CounterUDB:status_0\[1325] = \ZCD_counter:CounterUDB:cmp_out_status\[1326]
Removing Rhs of wire \ZCD_counter:CounterUDB:status_1\[1327] = \ZCD_counter:CounterUDB:per_zero\[1328]
Removing Lhs of wire \ZCD_counter:CounterUDB:status_2\[1329] = \ZCD_counter:CounterUDB:overflow_status\[1322]
Removing Lhs of wire \ZCD_counter:CounterUDB:status_3\[1330] = \ZCD_counter:CounterUDB:underflow_status\[1323]
Removing Lhs of wire \ZCD_counter:CounterUDB:status_4\[1331] = \ZCD_counter:CounterUDB:hwCapture\[1318]
Removing Rhs of wire \ZCD_counter:CounterUDB:status_5\[1332] = \ZCD_counter:CounterUDB:fifo_full\[1333]
Removing Rhs of wire \ZCD_counter:CounterUDB:status_6\[1334] = \ZCD_counter:CounterUDB:fifo_nempty\[1335]
Removing Lhs of wire \ZCD_counter:CounterUDB:dp_dir\[1338] = zero[8]
Removing Lhs of wire \ZCD_counter:CounterUDB:cs_addr_2\[1354] = zero[8]
Removing Lhs of wire \ZCD_counter:CounterUDB:cs_addr_1\[1355] = \ZCD_counter:CounterUDB:count_enable\[1352]
Removing Lhs of wire \ZCD_counter:CounterUDB:cs_addr_0\[1356] = pwm_reset[61]
Removing Lhs of wire tmpOE__ZCDA_net_0[1387] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire Net_13025[1401] = cydff_16[1404]
Removing Lhs of wire Net_13022[1402] = cydff_22[1400]
Removing Lhs of wire tmpOE__DEBUG_ILIM_net_0[1407] = NOT_interrupter[602]
Removing Rhs of wire ivo_led[1412] = \IVO:control_out_2\[1860]
Removing Rhs of wire ivo_led[1412] = \IVO:control_2\[1877]
Removing Rhs of wire Net_13073[1414] = cydff_2[2831]
Removing Lhs of wire cydff_15R[1415] = fb_nStable[746]
Removing Lhs of wire cydff_15S[1416] = zero[8]
Removing Lhs of wire Net_13156[1419] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire cydff_14R[1420] = pwm_reset[61]
Removing Lhs of wire cydff_14S[1421] = zero[8]
Removing Rhs of wire Net_15573[1424] = \UART:BUART:tx_interrupt_out\[1445]
Removing Rhs of wire Net_15574[1426] = \UART:BUART:rx_interrupt_out\[1446]
Removing Lhs of wire \UART:Net_61\[1427] = Net_29[1428]
Removing Lhs of wire Net_15376[1432] = zero[8]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[1433] = zero[8]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[1434] = zero[8]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[1435] = zero[8]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[1436] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[1437] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[1438] = zero[8]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[1439] = zero[8]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[1440] = zero[8]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[1450] = \UART:BUART:tx_bitclk_dp\[1486]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[1496] = \UART:BUART:tx_counter_dp\[1487]
Removing Lhs of wire \UART:BUART:tx_status_6\[1497] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_5\[1498] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_4\[1499] = zero[8]
Removing Lhs of wire \UART:BUART:tx_status_1\[1501] = \UART:BUART:tx_fifo_empty\[1464]
Removing Lhs of wire \UART:BUART:tx_status_3\[1503] = \UART:BUART:tx_fifo_notfull\[1463]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[1563] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_4_1\[1571] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[1582]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_4_0\[1573] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[1583]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[1574] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1599]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_6\[1575] = \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[1613]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[1576] = \UART:BUART:sRX:s23Poll:MODIN3_1\[1577]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[1577] = \UART:BUART:pollcount_1\[1569]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[1578] = \UART:BUART:sRX:s23Poll:MODIN3_0\[1579]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[1579] = \UART:BUART:pollcount_0\[1572]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1585] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1586] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[1587] = \UART:BUART:pollcount_1\[1569]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[1588] = \UART:BUART:pollcount_1\[1569]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[1589] = \UART:BUART:pollcount_0\[1572]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[1590] = \UART:BUART:pollcount_0\[1572]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[1591] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[1592] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[1593] = \UART:BUART:pollcount_1\[1569]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[1594] = \UART:BUART:pollcount_0\[1572]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[1595] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[1596] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[1601] = \UART:BUART:pollcount_1\[1569]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_1\[1602] = \UART:BUART:pollcount_1\[1569]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[1603] = \UART:BUART:pollcount_0\[1572]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_0\[1604] = \UART:BUART:pollcount_0\[1572]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[1605] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[1606] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[1607] = \UART:BUART:pollcount_1\[1569]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[1608] = \UART:BUART:pollcount_0\[1572]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[1609] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[1610] = zero[8]
Removing Lhs of wire \UART:BUART:rx_status_1\[1617] = zero[8]
Removing Rhs of wire \UART:BUART:rx_status_2\[1618] = \UART:BUART:rx_parity_error_status\[1619]
Removing Rhs of wire \UART:BUART:rx_status_3\[1620] = \UART:BUART:rx_stop_bit_error\[1621]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_7\[1631] = \UART:BUART:sRX:MODULE_6:g2:a0:lta_0\[1680]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_8\[1635] = \UART:BUART:sRX:MODULE_7:g1:a0:xneq\[1702]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_6\[1636] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_5\[1637] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_4\[1638] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_3\[1639] = \UART:BUART:sRX:MODIN6_6\[1640]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_6\[1640] = \UART:BUART:rx_count_6\[1558]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_2\[1641] = \UART:BUART:sRX:MODIN6_5\[1642]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_5\[1642] = \UART:BUART:rx_count_5\[1559]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_1\[1643] = \UART:BUART:sRX:MODIN6_4\[1644]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_4\[1644] = \UART:BUART:rx_count_4\[1560]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newa_0\[1645] = \UART:BUART:sRX:MODIN6_3\[1646]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_3\[1646] = \UART:BUART:rx_count_3\[1561]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_6\[1647] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_5\[1648] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_4\[1649] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_3\[1650] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_2\[1651] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_1\[1652] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:newb_0\[1653] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_6\[1654] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_5\[1655] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_4\[1656] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_3\[1657] = \UART:BUART:rx_count_6\[1558]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_2\[1658] = \UART:BUART:rx_count_5\[1559]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_1\[1659] = \UART:BUART:rx_count_4\[1560]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:dataa_0\[1660] = \UART:BUART:rx_count_3\[1561]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_6\[1661] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_5\[1662] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_4\[1663] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_3\[1664] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_2\[1665] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_1\[1666] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g2:a0:datab_0\[1667] = zero[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newa_0\[1682] = \UART:BUART:rx_postpoll\[1517]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:newb_0\[1683] = \UART:BUART:rx_parity_bit\[1634]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1684] = \UART:BUART:rx_postpoll\[1517]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:datab_0\[1685] = \UART:BUART:rx_parity_bit\[1634]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1686] = \UART:BUART:rx_postpoll\[1517]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1687] = \UART:BUART:rx_parity_bit\[1634]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1689] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1690] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1688]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1691] = \UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1688]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[1715] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[1722] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire oddOCDcycle[1778] = cydff_23[1776]
Removing Rhs of wire Net_19331[1780] = \mux_3:tmp__mux_3_reg\[2862]
Removing Lhs of wire Net_19635[1782] = zero[8]
Removing Lhs of wire cydff_13R[1783] = zero[8]
Removing Rhs of wire Net_19634[1784] = \CT1_comp:Net_1\[2839]
Removing Lhs of wire cydff_13S[1785] = Net_19634[1784]
Removing Lhs of wire Net_16772[1786] = cydff_13[1781]
Removing Rhs of wire Net_16894[1791] = cydff_30[2142]
Removing Lhs of wire \Amux_Ctrl:clk\[1792] = zero[8]
Removing Lhs of wire \Amux_Ctrl:rst\[1793] = zero[8]
Removing Lhs of wire \no_fb_reg:status_0\[1823] = no_fb[1824]
Removing Lhs of wire \no_fb_reg:status_1\[1825] = zero[8]
Removing Lhs of wire \no_fb_reg:status_2\[1826] = zero[8]
Removing Lhs of wire \no_fb_reg:status_3\[1827] = zero[8]
Removing Lhs of wire \no_fb_reg:status_4\[1828] = zero[8]
Removing Lhs of wire \no_fb_reg:status_5\[1829] = zero[8]
Removing Lhs of wire \no_fb_reg:status_6\[1830] = zero[8]
Removing Lhs of wire \no_fb_reg:status_7\[1831] = zero[8]
Removing Lhs of wire tmpOE__Vdriver_net_0[1836] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire tmpOE__Rx_net_0[1842] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire tmpOE__Tx_net_0[1848] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire Net_412[1854] = \IVO:control_out_0\[1858]
Removing Rhs of wire Net_412[1854] = \IVO:control_0\[1879]
Removing Rhs of wire Net_16919[1855] = \IVO:control_out_1\[1859]
Removing Rhs of wire Net_16919[1855] = \IVO:control_1\[1878]
Removing Lhs of wire \IVO:clk\[1856] = zero[8]
Removing Lhs of wire \IVO:rst\[1857] = zero[8]
Removing Lhs of wire tmpOE__Relay3_net_0[1881] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire Net_16816[1882] = \temp_pwm:PWMUDB:pwm1_i_reg\[2575]
Removing Lhs of wire tmpOE__Relay4_net_0[1888] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire Net_16817[1889] = \temp_pwm:PWMUDB:pwm2_i_reg\[2577]
Removing Rhs of wire Net_19152[1898] = \interrupterTimebase:Net_43\[1899]
Removing Lhs of wire \interrupterTimebase:Net_89\[1903] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \interrupterTimebase:CounterUDB:ctrl_capmode_1\[1913] = zero[8]
Removing Lhs of wire \interrupterTimebase:CounterUDB:ctrl_capmode_0\[1914] = zero[8]
Removing Lhs of wire \interrupterTimebase:CounterUDB:ctrl_enable\[1926] = \interrupterTimebase:CounterUDB:control_7\[1918]
Removing Lhs of wire \interrupterTimebase:CounterUDB:capt_rising\[1928] = zero[8]
Removing Lhs of wire \interrupterTimebase:CounterUDB:capt_falling\[1929] = \interrupterTimebase:CounterUDB:prevCapture\[1927]
Removing Lhs of wire Net_19103[1933] = zero[8]
Removing Rhs of wire Net_16248[1934] = \interrupterTimebase:CounterUDB:cmp_out_reg_i\[1962]
Removing Lhs of wire \interrupterTimebase:CounterUDB:final_enable\[1935] = \interrupterTimebase:CounterUDB:control_7\[1918]
Removing Lhs of wire \interrupterTimebase:CounterUDB:counter_enable\[1936] = \interrupterTimebase:CounterUDB:control_7\[1918]
Removing Rhs of wire \interrupterTimebase:CounterUDB:status_0\[1937] = \interrupterTimebase:CounterUDB:cmp_out_status\[1938]
Removing Rhs of wire \interrupterTimebase:CounterUDB:status_1\[1939] = \interrupterTimebase:CounterUDB:per_zero\[1940]
Removing Rhs of wire \interrupterTimebase:CounterUDB:status_2\[1941] = \interrupterTimebase:CounterUDB:overflow_status\[1942]
Removing Rhs of wire \interrupterTimebase:CounterUDB:status_3\[1943] = \interrupterTimebase:CounterUDB:underflow_status\[1944]
Removing Lhs of wire \interrupterTimebase:CounterUDB:status_4\[1945] = \interrupterTimebase:CounterUDB:hwCapture\[1931]
Removing Rhs of wire \interrupterTimebase:CounterUDB:status_5\[1946] = \interrupterTimebase:CounterUDB:fifo_full\[1947]
Removing Rhs of wire \interrupterTimebase:CounterUDB:status_6\[1948] = \interrupterTimebase:CounterUDB:fifo_nempty\[1949]
Removing Lhs of wire \interrupterTimebase:CounterUDB:dp_dir\[1952] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \interrupterTimebase:CounterUDB:cs_addr_2\[1967] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \interrupterTimebase:CounterUDB:cs_addr_1\[1968] = \interrupterTimebase:CounterUDB:count_enable\[1965]
Removing Lhs of wire \interrupterTimebase:CounterUDB:cs_addr_0\[1969] = \interrupterTimebase:CounterUDB:reload\[1932]
Removing Lhs of wire cydff_30R[2143] = pwm_reset[61]
Removing Lhs of wire cydff_30S[2144] = zero[8]
Removing Lhs of wire \ADC_peak:vp_ctl_0\[2151] = zero[8]
Removing Lhs of wire \ADC_peak:vp_ctl_2\[2152] = zero[8]
Removing Lhs of wire \ADC_peak:vn_ctl_1\[2153] = zero[8]
Removing Lhs of wire \ADC_peak:vn_ctl_3\[2154] = zero[8]
Removing Lhs of wire \ADC_peak:vp_ctl_1\[2155] = zero[8]
Removing Lhs of wire \ADC_peak:vp_ctl_3\[2156] = zero[8]
Removing Lhs of wire \ADC_peak:vn_ctl_0\[2157] = zero[8]
Removing Lhs of wire \ADC_peak:vn_ctl_2\[2158] = zero[8]
Removing Rhs of wire \ADC_peak:Net_188\[2162] = \ADC_peak:Net_221\[2163]
Removing Lhs of wire \ADC_peak:tmpOE__Bypass_net_0\[2185] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \ADC_peak:Net_383\[2200] = zero[8]
Removing Lhs of wire tmpOE__Ext_Interrupter_net_0[2203] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire tmpOE__SDA_1_net_0[2210] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire tmpOE__SCL_1_net_0[2216] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire \I2C:sda_x_wire\[2221] = \I2C:Net_643_1\[2222]
Removing Rhs of wire \I2C:Net_697\[2224] = \I2C:Net_643_2\[2230]
Removing Rhs of wire \I2C:Net_1109_0\[2227] = \I2C:scl_yfb\[2240]
Removing Rhs of wire \I2C:Net_1109_1\[2228] = \I2C:sda_yfb\[2241]
Removing Lhs of wire \I2C:scl_x_wire\[2231] = \I2C:Net_643_0\[2229]
Removing Lhs of wire \I2C:Net_969\[2232] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \I2C:Net_968\[2233] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[2243] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[2245] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \OnTimeCounter:TimerUDB:ctrl_enable\[2284] = \OnTimeCounter:TimerUDB:control_7\[2276]
Removing Lhs of wire \OnTimeCounter:TimerUDB:ctrl_cmode_1\[2286] = zero[8]
Removing Rhs of wire \OnTimeCounter:TimerUDB:timer_enable\[2295] = \OnTimeCounter:TimerUDB:runmode_enable\[2307]
Removing Rhs of wire \OnTimeCounter:TimerUDB:run_mode\[2296] = \OnTimeCounter:TimerUDB:hwEnable\[2297]
Removing Lhs of wire \OnTimeCounter:TimerUDB:run_mode\[2296] = \OnTimeCounter:TimerUDB:control_7\[2276]
Removing Lhs of wire \OnTimeCounter:TimerUDB:trigger_enable\[2299] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \OnTimeCounter:TimerUDB:tc_i\[2301] = \OnTimeCounter:TimerUDB:status_tc\[2298]
Removing Lhs of wire \OnTimeCounter:TimerUDB:capt_fifo_load_int\[2306] = \OnTimeCounter:TimerUDB:capt_fifo_load\[2294]
Removing Lhs of wire \OnTimeCounter:TimerUDB:status_6\[2309] = zero[8]
Removing Lhs of wire \OnTimeCounter:TimerUDB:status_5\[2310] = zero[8]
Removing Lhs of wire \OnTimeCounter:TimerUDB:status_4\[2311] = zero[8]
Removing Lhs of wire \OnTimeCounter:TimerUDB:status_0\[2312] = \OnTimeCounter:TimerUDB:status_tc\[2298]
Removing Lhs of wire \OnTimeCounter:TimerUDB:status_1\[2313] = \OnTimeCounter:TimerUDB:capt_fifo_load\[2294]
Removing Rhs of wire \OnTimeCounter:TimerUDB:status_2\[2314] = \OnTimeCounter:TimerUDB:fifo_full\[2315]
Removing Rhs of wire \OnTimeCounter:TimerUDB:status_3\[2316] = \OnTimeCounter:TimerUDB:fifo_nempty\[2317]
Removing Lhs of wire Net_16687[2319] = zero[8]
Removing Lhs of wire \OnTimeCounter:TimerUDB:cs_addr_2\[2320] = zero[8]
Removing Lhs of wire \OnTimeCounter:TimerUDB:cs_addr_1\[2321] = \OnTimeCounter:TimerUDB:trig_reg\[2308]
Removing Lhs of wire \OnTimeCounter:TimerUDB:cs_addr_0\[2322] = \OnTimeCounter:TimerUDB:per_zero\[2300]
Removing Lhs of wire \temp_pwm:PWMUDB:ctrl_enable\[2469] = \temp_pwm:PWMUDB:control_7\[2461]
Removing Lhs of wire \temp_pwm:PWMUDB:hwCapture\[2479] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:hwEnable\[2480] = \temp_pwm:PWMUDB:control_7\[2461]
Removing Lhs of wire \temp_pwm:PWMUDB:trig_out\[2484] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \temp_pwm:PWMUDB:runmode_enable\\R\[2486] = zero[8]
Removing Lhs of wire Net_16818[2487] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:runmode_enable\\S\[2488] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:final_enable\[2489] = \temp_pwm:PWMUDB:runmode_enable\[2485]
Removing Lhs of wire \temp_pwm:PWMUDB:ltch_kill_reg\\R\[2493] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:ltch_kill_reg\\S\[2494] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:min_kill_reg\\R\[2495] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:min_kill_reg\\S\[2496] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:final_kill\[2499] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_1\[2503] = \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_1\[2741]
Removing Lhs of wire \temp_pwm:PWMUDB:add_vi_vv_MODGEN_9_0\[2505] = \temp_pwm:PWMUDB:MODULE_8:g2:a0:s_0\[2742]
Removing Lhs of wire \temp_pwm:PWMUDB:dith_count_1\\R\[2506] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:dith_count_1\\S\[2507] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:dith_count_0\\R\[2508] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:dith_count_0\\S\[2509] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:status_6\[2512] = zero[8]
Removing Rhs of wire \temp_pwm:PWMUDB:status_5\[2513] = \temp_pwm:PWMUDB:final_kill_reg\[2528]
Removing Lhs of wire \temp_pwm:PWMUDB:status_4\[2514] = zero[8]
Removing Rhs of wire \temp_pwm:PWMUDB:status_3\[2515] = \temp_pwm:PWMUDB:fifo_full\[2535]
Removing Rhs of wire \temp_pwm:PWMUDB:status_1\[2517] = \temp_pwm:PWMUDB:cmp2_status_reg\[2527]
Removing Rhs of wire \temp_pwm:PWMUDB:status_0\[2518] = \temp_pwm:PWMUDB:cmp1_status_reg\[2526]
Removing Lhs of wire \temp_pwm:PWMUDB:cmp1_status_reg\\R\[2529] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:cmp1_status_reg\\S\[2530] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:cmp2_status_reg\\R\[2531] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:cmp2_status_reg\\S\[2532] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:final_kill_reg\\R\[2533] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:final_kill_reg\\S\[2534] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:cs_addr_2\[2536] = \temp_pwm:PWMUDB:tc_i\[2491]
Removing Lhs of wire \temp_pwm:PWMUDB:cs_addr_1\[2537] = \temp_pwm:PWMUDB:runmode_enable\[2485]
Removing Lhs of wire \temp_pwm:PWMUDB:cs_addr_0\[2538] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:compare1\[2571] = \temp_pwm:PWMUDB:cmp1_less\[2542]
Removing Lhs of wire \temp_pwm:PWMUDB:compare2\[2572] = \temp_pwm:PWMUDB:cmp2_less\[2545]
Removing Lhs of wire \temp_pwm:PWMUDB:pwm_temp\[2582] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_23\[2623] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_22\[2624] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_21\[2625] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_20\[2626] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_19\[2627] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_18\[2628] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_17\[2629] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_16\[2630] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_15\[2631] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_14\[2632] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_13\[2633] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_12\[2634] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_11\[2635] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_10\[2636] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_9\[2637] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_8\[2638] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_7\[2639] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_6\[2640] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_5\[2641] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_4\[2642] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_3\[2643] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_2\[2644] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_1\[2645] = \temp_pwm:PWMUDB:MODIN7_1\[2646]
Removing Lhs of wire \temp_pwm:PWMUDB:MODIN7_1\[2646] = \temp_pwm:PWMUDB:dith_count_1\[2502]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:a_0\[2647] = \temp_pwm:PWMUDB:MODIN7_0\[2648]
Removing Lhs of wire \temp_pwm:PWMUDB:MODIN7_0\[2648] = \temp_pwm:PWMUDB:dith_count_0\[2504]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[2780] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[2781] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire tmpOE__digipot_clk_net_0[2790] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire tmpOE__digipot_data_net_0[2796] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire tmpOE__digipot_ncs_net_0[2802] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire tmpOE__dcdc_ena_net_0[2808] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire Net_13727[2814] = \Comp_1:Net_9\[2856]
Removing Rhs of wire Net_13728[2815] = cy_srff_2[2851]
Removing Lhs of wire tmpOE__ZCD_Debug_net_0[2817] = tmpOE__GD2A_net_0[3]
Removing Rhs of wire Net_18873[2822] = cydff_20[2837]
Removing Lhs of wire cydff_19R[2824] = zero[8]
Removing Lhs of wire cydff_19S[2825] = pwm_reset[61]
Removing Lhs of wire Net_18968[2826] = cydff_19[2823]
Removing Lhs of wire Net_18733[2828] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire cydff_18R[2829] = Net_18750[2263]
Removing Lhs of wire cydff_18S[2830] = zero[8]
Removing Lhs of wire Net_18090[2832] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire cydff_2R[2833] = fb_nStable[746]
Removing Lhs of wire cydff_2S[2834] = zero[8]
Removing Lhs of wire Net_18978[2836] = cydff_21[2835]
Removing Lhs of wire \Sample_Hold_1:Net_74\[2843] = zero[8]
Removing Lhs of wire \Sample_Hold_1:Net_60\[2844] = zero[8]
Removing Lhs of wire \Sample_Hold_1:Net_67\[2845] = Net_13720[2813]
Removing Lhs of wire \Sample_Hold_1:Net_85\[2847] = zero[8]
Removing Lhs of wire \Comp_1:clock\[2854] = zero[8]
Removing Lhs of wire Net_19050[2860] = cydff_25[2858]
Removing Rhs of wire Net_19641[2863] = cydff_26[2865]
Removing Lhs of wire tmpOE__button_input_net_0[2868] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \MODULE_9:g1:a0:newa_1\[2873] = MODIN8_1[2874]
Removing Lhs of wire MODIN8_1[2874] = Net_12420_1[1175]
Removing Lhs of wire \MODULE_9:g1:a0:newa_0\[2875] = MODIN8_0[2876]
Removing Lhs of wire MODIN8_0[2876] = Net_12420_0[1177]
Removing Lhs of wire \MODULE_9:g1:a0:newb_1\[2877] = MODIN9_1[2878]
Removing Lhs of wire MODIN9_1[2878] = AMuxHw_1_Decoder_old_id_1[1174]
Removing Lhs of wire \MODULE_9:g1:a0:newb_0\[2879] = MODIN9_0[2880]
Removing Lhs of wire MODIN9_0[2880] = AMuxHw_1_Decoder_old_id_0[1176]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_1\[2881] = Net_12420_1[1175]
Removing Lhs of wire \MODULE_9:g1:a0:dataa_0\[2882] = Net_12420_0[1177]
Removing Lhs of wire \MODULE_9:g1:a0:datab_1\[2883] = AMuxHw_1_Decoder_old_id_1[1174]
Removing Lhs of wire \MODULE_9:g1:a0:datab_0\[2884] = AMuxHw_1_Decoder_old_id_0[1176]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_1\[2885] = Net_12420_1[1175]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:a_0\[2886] = Net_12420_0[1177]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_1\[2887] = AMuxHw_1_Decoder_old_id_1[1174]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:b_0\[2888] = AMuxHw_1_Decoder_old_id_0[1176]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:aeqb_0\[2891] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eq_0\[2892] = \MODULE_9:g1:a0:gx:u0:xnor_array_0\[2890]
Removing Lhs of wire \MODULE_9:g1:a0:gx:u0:eqi_0\[2894] = \MODULE_9:g1:a0:gx:u0:eq_1\[2893]
Removing Rhs of wire \MODULE_9:g1:a0:xeq\[2906] = \MODULE_9:g1:a0:gx:u0:aeqb_1\[2895]
Removing Lhs of wire cydff_11D[2917] = zero[8]
Removing Lhs of wire cydff_5D[2918] = FSsync[52]
Removing Lhs of wire cydff_1D[2919] = Net_11908[40]
Removing Lhs of wire \interrupter1:PWMUDB:min_kill_reg\\D\[2920] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \interrupter1:PWMUDB:prevCapture\\D\[2921] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:trig_last\\D\[2922] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:ltch_kill_reg\\D\[2926] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \interrupter1:PWMUDB:pwm_i_reg\\D\[2929] = \interrupter1:PWMUDB:pwm_i\[314]
Removing Lhs of wire \interrupter1:PWMUDB:pwm1_i_reg\\D\[2930] = \interrupter1:PWMUDB:pwm1_i\[316]
Removing Lhs of wire \interrupter1:PWMUDB:pwm2_i_reg\\D\[2931] = \interrupter1:PWMUDB:pwm2_i\[318]
Removing Lhs of wire cydff_12D[2933] = Net_11910[47]
Removing Lhs of wire cydff_7D[2934] = pre_interrupter[565]
Removing Lhs of wire cydff_6D[2935] = cydff_7[564]
Removing Lhs of wire cydff_27D[2936] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire cydff_10D[2937] = nextOCD[665]
Removing Lhs of wire cydff_4D[2938] = Net_19639[674]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:min_kill_reg\\D\[2939] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:prevCapture\\D\[2940] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:trig_last\\D\[2941] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:ltch_kill_reg\\D\[2945] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:prevCompare1\\D\[2948] = \FB_glitch_detect:PWMUDB:cmp1\[815]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:prevCompare2\\D\[2949] = \FB_glitch_detect:PWMUDB:cmp2\[818]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:cmp1_status_reg\\D\[2950] = \FB_glitch_detect:PWMUDB:cmp1_status\[816]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:cmp2_status_reg\\D\[2951] = \FB_glitch_detect:PWMUDB:cmp2_status\[819]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:pwm_i_reg\\D\[2953] = \FB_glitch_detect:PWMUDB:pwm_i\[868]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:pwm1_i_reg\\D\[2954] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:pwm2_i_reg\\D\[2955] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:tc_i_reg\\D\[2956] = \FB_glitch_detect:PWMUDB:status_2\[810]
Removing Lhs of wire cydff_17D[2957] = Net_13204[1088]
Removing Lhs of wire cydff_3D[2959] = nTselect[643]
Removing Lhs of wire cydff_9D[2960] = cydff_3[1114]
Removing Lhs of wire AMuxHw_1_Decoder_old_id_1D[2961] = Net_12420_1[1175]
Removing Lhs of wire AMuxHw_1_Decoder_old_id_0D[2962] = Net_12420_0[1177]
Removing Lhs of wire cydff_24D[2967] = cy_srff_1[1101]
Removing Lhs of wire cydff_8D[2968] = cydff_24[1276]
Removing Lhs of wire \ZCD_counter:CounterUDB:prevCapture\\D\[2969] = zero[8]
Removing Lhs of wire \ZCD_counter:CounterUDB:overflow_reg_i\\D\[2971] = \ZCD_counter:CounterUDB:overflow\[1337]
Removing Lhs of wire \ZCD_counter:CounterUDB:underflow_reg_i\\D\[2972] = \ZCD_counter:CounterUDB:underflow\[1340]
Removing Lhs of wire \ZCD_counter:CounterUDB:tc_reg_i\\D\[2973] = \ZCD_counter:CounterUDB:tc_i\[1343]
Removing Lhs of wire \ZCD_counter:CounterUDB:prevCompare\\D\[2974] = \ZCD_counter:CounterUDB:cmp_out_i\[1345]
Removing Lhs of wire \ZCD_counter:CounterUDB:cmp_out_reg_i\\D\[2975] = \ZCD_counter:CounterUDB:cmp_out_i\[1345]
Removing Lhs of wire \ZCD_counter:CounterUDB:count_stored_i\\D\[2976] = PWMB_trig[554]
Removing Lhs of wire cydff_22D[2977] = Net_13025[1401]
Removing Lhs of wire cydff_16D[2978] = Net_13200[82]
Removing Lhs of wire cydff_15D[2979] = Net_13073[1414]
Removing Lhs of wire cydff_14D[2980] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[2981] = zero[8]
Removing Lhs of wire Net_15569D[2986] = zero[8]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[2996] = \UART:BUART:rx_bitclk_pre\[1552]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[3005] = \UART:BUART:rx_parity_error_pre\[1629]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[3006] = zero[8]
Removing Lhs of wire cydff_23D[3010] = Net_19636[1777]
Removing Lhs of wire cydff_13D[3012] = zero[8]
Removing Lhs of wire \interrupterTimebase:CounterUDB:prevCapture\\D\[3013] = zero[8]
Removing Lhs of wire \interrupterTimebase:CounterUDB:overflow_reg_i\\D\[3014] = \interrupterTimebase:CounterUDB:overflow\[1951]
Removing Lhs of wire \interrupterTimebase:CounterUDB:underflow_reg_i\\D\[3015] = \interrupterTimebase:CounterUDB:underflow\[1954]
Removing Lhs of wire \interrupterTimebase:CounterUDB:tc_reg_i\\D\[3016] = \interrupterTimebase:CounterUDB:tc_i\[1957]
Removing Lhs of wire \interrupterTimebase:CounterUDB:prevCompare\\D\[3017] = \interrupterTimebase:CounterUDB:cmp_out_i\[1959]
Removing Lhs of wire \interrupterTimebase:CounterUDB:cmp_out_reg_i\\D\[3018] = \interrupterTimebase:CounterUDB:cmp_out_i\[1959]
Removing Lhs of wire \interrupterTimebase:CounterUDB:count_stored_i\\D\[3019] = Net_19113[1964]
Removing Lhs of wire cydff_30D[3020] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \OnTimeCounter:TimerUDB:capture_last\\D\[3021] = zero[8]
Removing Lhs of wire \OnTimeCounter:TimerUDB:tc_reg_i\\D\[3022] = \OnTimeCounter:TimerUDB:status_tc\[2298]
Removing Lhs of wire \OnTimeCounter:TimerUDB:hwEnable_reg\\D\[3023] = \OnTimeCounter:TimerUDB:control_7\[2276]
Removing Lhs of wire \OnTimeCounter:TimerUDB:capture_out_reg_i\\D\[3024] = \OnTimeCounter:TimerUDB:capt_fifo_load\[2294]
Removing Lhs of wire \temp_pwm:PWMUDB:min_kill_reg\\D\[3025] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \temp_pwm:PWMUDB:prevCapture\\D\[3026] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:trig_last\\D\[3027] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:ltch_kill_reg\\D\[3030] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire \temp_pwm:PWMUDB:prevCompare1\\D\[3033] = \temp_pwm:PWMUDB:cmp1\[2521]
Removing Lhs of wire \temp_pwm:PWMUDB:prevCompare2\\D\[3034] = \temp_pwm:PWMUDB:cmp2\[2524]
Removing Lhs of wire \temp_pwm:PWMUDB:cmp1_status_reg\\D\[3035] = \temp_pwm:PWMUDB:cmp1_status\[2522]
Removing Lhs of wire \temp_pwm:PWMUDB:cmp2_status_reg\\D\[3036] = \temp_pwm:PWMUDB:cmp2_status\[2525]
Removing Lhs of wire \temp_pwm:PWMUDB:pwm_i_reg\\D\[3038] = \temp_pwm:PWMUDB:pwm_i\[2574]
Removing Lhs of wire \temp_pwm:PWMUDB:pwm1_i_reg\\D\[3039] = \temp_pwm:PWMUDB:pwm1_i\[2576]
Removing Lhs of wire \temp_pwm:PWMUDB:pwm2_i_reg\\D\[3040] = \temp_pwm:PWMUDB:pwm2_i\[2578]
Removing Lhs of wire \temp_pwm:PWMUDB:tc_i_reg\\D\[3041] = \temp_pwm:PWMUDB:status_2\[2516]
Removing Lhs of wire cydff_19D[3042] = fb_nStable[746]
Removing Lhs of wire cydff_18D[3043] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire cydff_2D[3044] = tmpOE__GD2A_net_0[3]
Removing Lhs of wire cydff_21D[3045] = cydff_19[2823]
Removing Lhs of wire cydff_20D[3046] = cydff_21[2835]
Removing Lhs of wire cydff_25D[3048] = Net_19638[2859]
Removing Lhs of wire cydff_26D[3049] = cydff_23[1776]

------------------------------------------------------
Aliased 0 equations, 684 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__GD2A_net_0' (cost = 0):
tmpOE__GD2A_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_18024' (cost = 2):
Net_18024 <= ((not Net_12256 and cy_srff_1)
	OR (not cy_srff_1 and Net_12256));

Note:  Expanding virtual equation for 'Net_16782' (cost = 0):
Net_16782 <= (not cydff_10);

Note:  Expanding virtual equation for 'Net_19069' (cost = 0):
Net_19069 <= (not cydff_25);

Note:  Expanding virtual equation for 'Net_11908' (cost = 0):
Net_11908 <= (not Net_4423);

Note:  Expanding virtual equation for 'EnableB' (cost = 4):
EnableB <= (cydff_25
	OR not cydff_10);

Note:  Expanding virtual equation for 'Net_11910' (cost = 0):
Net_11910 <= (not Net_12930);

Note:  Expanding virtual equation for 'FSsync' (cost = 0):
FSsync <= (not Net_12937);

Note:  Expanding virtual equation for 'Net_13026' (cost = 0):
Net_13026 <= (not cydff_22);

Note:  Expanding virtual equation for 'NOT_interrupter' (cost = 0):
NOT_interrupter <= (not interrupter);

Note:  Expanding virtual equation for 'nTselect' (cost = 0):
nTselect <= (not Tselect);

Note:  Expanding virtual equation for 'Net_18863' (cost = 1):
Net_18863 <= ((PWMB_trig and Net_18873));

Note:  Expanding virtual equation for 'Net_5507' (cost = 1):
Net_5507 <= ((Net_7037 and Net_6996));

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:compare1\' (cost = 1):
\interrupter1:PWMUDB:compare1\ <= ((not \interrupter1:PWMUDB:cmp1_eq\ and not \interrupter1:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:cmp1\' (cost = 1):
\interrupter1:PWMUDB:cmp1\ <= ((not \interrupter1:PWMUDB:cmp1_eq\ and not \interrupter1:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:cmp2\' (cost = 0):
\interrupter1:PWMUDB:cmp2\ <= (\interrupter1:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\interrupter1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \interrupter1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\interrupter1:PWMUDB:dith_count_1\ and \interrupter1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_18735' (cost = 2):
Net_18735 <= (QCW_enable_sig
	OR int1);

Note:  Expanding virtual equation for 'Net_12569' (cost = 4):
Net_12569 <= ((fb_nGlitchFilter and Net_12574));

Note:  Expanding virtual equation for 'Net_16096' (cost = 2):
Net_16096 <= ((not Net_16104 and Net_16103)
	OR (not Net_16103 and Net_16104));

Note:  Expanding virtual equation for 'Net_13161' (cost = 1):
Net_13161 <= ((PWMB_trig and cydff_17));

Note:  Expanding virtual equation for 'Net_12570' (cost = 2):
Net_12570 <= ((fb_nGlitchFilter and Net_18015));

Note:  Expanding virtual equation for 'fb_nStable' (cost = 0):
fb_nStable <= (not FB_STABLE);

Note:  Expanding virtual equation for 'nextOCD' (cost = 2):
nextOCD <= (cydff_13
	OR cydff_23);

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:compare1\' (cost = 1):
\FB_glitch_detect:PWMUDB:compare1\ <= ((not \FB_glitch_detect:PWMUDB:cmp1_eq\ and not \FB_glitch_detect:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:cmp2\' (cost = 0):
\FB_glitch_detect:PWMUDB:cmp2\ <= (\FB_glitch_detect:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FB_glitch_detect:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \FB_glitch_detect:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FB_glitch_detect:PWMUDB:dith_count_1\ and \FB_glitch_detect:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_9806' (cost = 0):
Net_9806 <= (not QCW_enable_sig);

Note:  Expanding virtual equation for '\ZCD_counter:CounterUDB:capt_either_edge\' (cost = 0):
\ZCD_counter:CounterUDB:capt_either_edge\ <= (\ZCD_counter:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\ZCD_counter:CounterUDB:overflow\' (cost = 0):
\ZCD_counter:CounterUDB:overflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\ZCD_counter:CounterUDB:underflow\' (cost = 0):
\ZCD_counter:CounterUDB:underflow\ <= (\ZCD_counter:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\ZCD_counter:CounterUDB:counter_enable\' (cost = 1):
\ZCD_counter:CounterUDB:counter_enable\ <= ((not \ZCD_counter:CounterUDB:disable_run_i\ and \ZCD_counter:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\ZCD_counter:CounterUDB:cmp_out_i\' (cost = 2):
\ZCD_counter:CounterUDB:cmp_out_i\ <= (\ZCD_counter:CounterUDB:cmp_equal\
	OR \ZCD_counter:CounterUDB:cmp_less\);

Note:  Expanding virtual equation for 'Net_15373' (cost = 0):
Net_15373 <= (not \UART:BUART:txn\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for 'Net_15377' (cost = 70):
Net_15377 <= ((not Net_16919 and Net_820)
	OR (not Net_820 and Net_16919));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 8):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for 'Net_19637' (cost = 0):
Net_19637 <= (not cydff_23);

Note:  Expanding virtual equation for 'no_fb' (cost = 1):
no_fb <= ((not FB_STABLE and interrupter and Net_11737));

Note:  Expanding virtual equation for '\interrupterTimebase:CounterUDB:capt_either_edge\' (cost = 0):
\interrupterTimebase:CounterUDB:capt_either_edge\ <= (\interrupterTimebase:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\interrupterTimebase:CounterUDB:hwCapture\' (cost = 0):
\interrupterTimebase:CounterUDB:hwCapture\ <=  ('0') ;

Note:  Expanding virtual equation for '\interrupterTimebase:CounterUDB:cmp_out_i\' (cost = 0):
\interrupterTimebase:CounterUDB:cmp_out_i\ <= (not \interrupterTimebase:CounterUDB:cmp_less\);

Note:  Expanding virtual equation for '\interrupterTimebase:CounterUDB:overflow\' (cost = 0):
\interrupterTimebase:CounterUDB:overflow\ <= (\interrupterTimebase:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\interrupterTimebase:CounterUDB:underflow\' (cost = 0):
\interrupterTimebase:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_16575' (cost = 0):
Net_16575 <= (not Net_16585);

Note:  Expanding virtual equation for '\OnTimeCounter:TimerUDB:fifo_load_polarized\' (cost = 0):
\OnTimeCounter:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\OnTimeCounter:TimerUDB:timer_enable\' (cost = 0):
\OnTimeCounter:TimerUDB:timer_enable\ <= (\OnTimeCounter:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:cmp1\' (cost = 0):
\temp_pwm:PWMUDB:cmp1\ <= (\temp_pwm:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:cmp2\' (cost = 0):
\temp_pwm:PWMUDB:cmp2\ <= (\temp_pwm:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\temp_pwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \temp_pwm:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\temp_pwm:PWMUDB:dith_count_1\ and \temp_pwm:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_13727' (cost = 0):
Net_13727 <= (not \Comp_1:Net_1\);

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_9:g1:a0:gx:u0:xnor_array_1\ <= ((not AMuxHw_1_Decoder_old_id_1 and not Net_12420_1)
	OR (AMuxHw_1_Decoder_old_id_1 and Net_12420_1));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= ((not AMuxHw_1_Decoder_old_id_0 and not Net_12420_0)
	OR (AMuxHw_1_Decoder_old_id_0 and Net_12420_0));

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:gx:u0:eq_1\' (cost = 4):
\MODULE_9:g1:a0:gx:u0:eq_1\ <= ((not AMuxHw_1_Decoder_old_id_1 and not Net_12420_1 and not AMuxHw_1_Decoder_old_id_0 and not Net_12420_0)
	OR (not AMuxHw_1_Decoder_old_id_1 and not Net_12420_1 and AMuxHw_1_Decoder_old_id_0 and Net_12420_0)
	OR (not AMuxHw_1_Decoder_old_id_0 and not Net_12420_0 and AMuxHw_1_Decoder_old_id_1 and Net_12420_1)
	OR (AMuxHw_1_Decoder_old_id_1 and Net_12420_1 and AMuxHw_1_Decoder_old_id_0 and Net_12420_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'ZCD_pulse' (cost = 8):
ZCD_pulse <= ((not Net_12256 and FB_STABLE and cy_srff_1)
	OR (not cy_srff_1 and FB_STABLE and Net_12256));

Note:  Expanding virtual equation for 'EnableA' (cost = 4):
EnableA <= (not cydff_25
	OR not cydff_10);

Note:  Expanding virtual equation for 'pre_interrupter' (cost = 4):
pre_interrupter <= ((Net_18729 and Net_18725 and QCW_enable_sig)
	OR (int1 and Net_18729 and Net_18725));

Note:  Expanding virtual equation for 'Net_18966' (cost = 6):
Net_18966 <= ((PWMB_trig and Net_18873)
	OR (not Net_12256 and FB_STABLE and cy_srff_1)
	OR (not cy_srff_1 and FB_STABLE and Net_12256));

Note:  Expanding virtual equation for 'Net_16099' (cost = 2):
Net_16099 <= ((not Net_16104 and Net_16095 and Net_16103)
	OR (not Net_16103 and Net_16095 and Net_16104));

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\interrupter1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \interrupter1:PWMUDB:dith_count_0\ and \interrupter1:PWMUDB:dith_count_1\)
	OR (not \interrupter1:PWMUDB:dith_count_1\ and \interrupter1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:cmp1\' (cost = 2):
\FB_glitch_detect:PWMUDB:cmp1\ <= ((not \FB_glitch_detect:PWMUDB:cmp1_eq\ and not \FB_glitch_detect:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:pwm_temp\' (cost = 1):
\FB_glitch_detect:PWMUDB:pwm_temp\ <= ((not \FB_glitch_detect:PWMUDB:cmp1_eq\ and not \FB_glitch_detect:PWMUDB:cmp1_less\ and \FB_glitch_detect:PWMUDB:cmp2_less\));

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \FB_glitch_detect:PWMUDB:dith_count_0\ and \FB_glitch_detect:PWMUDB:dith_count_1\)
	OR (not \FB_glitch_detect:PWMUDB:dith_count_1\ and \FB_glitch_detect:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_9:g1:a0:xeq\' (cost = 4):
\MODULE_9:g1:a0:xeq\ <= ((not AMuxHw_1_Decoder_old_id_1 and not Net_12420_1 and not AMuxHw_1_Decoder_old_id_0 and not Net_12420_0)
	OR (not AMuxHw_1_Decoder_old_id_1 and not Net_12420_1 and AMuxHw_1_Decoder_old_id_0 and Net_12420_0)
	OR (not AMuxHw_1_Decoder_old_id_0 and not Net_12420_0 and AMuxHw_1_Decoder_old_id_1 and Net_12420_1)
	OR (AMuxHw_1_Decoder_old_id_1 and Net_12420_1 and AMuxHw_1_Decoder_old_id_0 and Net_12420_0));

Note:  Expanding virtual equation for '\ZCD_counter:CounterUDB:overflow_status\' (cost = 0):
\ZCD_counter:CounterUDB:overflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\ZCD_counter:CounterUDB:underflow_status\' (cost = 1):
\ZCD_counter:CounterUDB:underflow_status\ <= ((not \ZCD_counter:CounterUDB:underflow_reg_i\ and \ZCD_counter:CounterUDB:status_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 6):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \temp_pwm:PWMUDB:dith_count_0\ and \temp_pwm:PWMUDB:dith_count_1\)
	OR (not \temp_pwm:PWMUDB:dith_count_1\ and \temp_pwm:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Virtual signal pwm_reset with ( cost: 560 or cost_inv: 4)  > 90 or with size: 2 > 102 has been made a (soft) node.
pwm_reset <= ((not interrupter and Net_18729 and Net_18725 and QCW_enable_sig)
	OR (not interrupter and int1 and Net_18729 and Net_18725));

Note:  Expanding virtual equation for 'Net_13200' (cost = 10):
Net_13200 <= ((PWMB_trig and Net_18873)
	OR (not Net_12256 and FB_STABLE and cy_srff_1)
	OR (not cy_srff_1 and FB_STABLE and Net_12256)
	OR Net_12291);

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'AMuxHw_1_Decoder_is_active' (cost = 64):
AMuxHw_1_Decoder_is_active <= ((not AMuxHw_1_Decoder_old_id_1 and not Net_12420_1 and not AMuxHw_1_Decoder_old_id_0 and not Net_12420_0)
	OR (not AMuxHw_1_Decoder_old_id_1 and not Net_12420_1 and AMuxHw_1_Decoder_old_id_0 and Net_12420_0)
	OR (not AMuxHw_1_Decoder_old_id_0 and not Net_12420_0 and AMuxHw_1_Decoder_old_id_1 and Net_12420_1)
	OR (AMuxHw_1_Decoder_old_id_1 and Net_12420_1 and AMuxHw_1_Decoder_old_id_0 and Net_12420_0));

Note:  Virtual signal \UART:BUART:rx_postpoll\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 3 > 102 has been made a (soft) node.
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (not Net_16919 and \UART:BUART:pollcount_0\ and Net_820)
	OR (not Net_820 and \UART:BUART:pollcount_0\ and Net_16919));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for 'Net_19640' (cost = 0):
Net_19640 <= (not pwm_reset);

Note:  Expanding virtual equation for 'Net_13202' (cost = 6):
Net_13202 <= ((not Net_12291 and not FB_STABLE and not Net_18873)
	OR (not Net_12291 and not Net_18873 and cy_srff_1 and Net_12256)
	OR (not Net_12291 and not PWMB_trig and not FB_STABLE)
	OR (not Net_12291 and not PWMB_trig and cy_srff_1 and Net_12256)
	OR (not Net_12291 and not cy_srff_1 and not Net_12256 and not Net_18873)
	OR (not Net_12291 and not PWMB_trig and not cy_srff_1 and not Net_12256));

Note:  Virtual signal ST with ( cost: 220 or cost_inv: -1)  > 90 or with size: 4 > 102 has been made a (soft) node.
ST <= ((not cydff_22 and PWMB_trig and Net_18873)
	OR (not Net_12256 and not cydff_22 and FB_STABLE and cy_srff_1)
	OR (not cy_srff_1 and not cydff_22 and FB_STABLE and Net_12256)
	OR (not cydff_22 and Net_12291));

Note:  Expanding virtual equation for 'HT' (cost = 4):
HT <= ((PWMB_trig and cydff_17)
	OR ST);

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_8049' (cost = 4):
Net_8049 <= ((ST and FB_STABLE and QCW_enable_sig));

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for 'PWMen' (cost = 8):
PWMen <= ((not pwm_reset and Net_12965));

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 166 signals.
	Turned 3 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \interrupter1:PWMUDB:final_capture\ to zero
Aliasing \interrupter1:PWMUDB:pwm_i\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FB_glitch_detect:PWMUDB:final_capture\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \ZCD_counter:CounterUDB:hwCapture\ to zero
Aliasing \ZCD_counter:CounterUDB:overflow_status\ to zero
Aliasing \ZCD_counter:CounterUDB:overflow\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \interrupterTimebase:CounterUDB:hwCapture\ to zero
Aliasing \interrupterTimebase:CounterUDB:status_3\ to zero
Aliasing \interrupterTimebase:CounterUDB:underflow\ to zero
Aliasing \OnTimeCounter:TimerUDB:capt_fifo_load\ to zero
Aliasing \temp_pwm:PWMUDB:final_capture\ to zero
Aliasing \temp_pwm:PWMUDB:pwm_i\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FB_glitch_detect:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \temp_pwm:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire Net_16264[33] = Net_16315[57]
Removing Lhs of wire \ADC:Net_188\[124] = \ADC:Net_385\[122]
Removing Lhs of wire \interrupter1:PWMUDB:final_capture\[231] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:pwm_i\[314] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[494] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[504] = zero[8]
Removing Lhs of wire \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[514] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:final_capture\[834] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[1047] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[1057] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[1067] = zero[8]
Removing Lhs of wire \ZCD_counter:CounterUDB:hwCapture\[1318] = zero[8]
Removing Lhs of wire \ZCD_counter:CounterUDB:overflow_status\[1322] = zero[8]
Removing Lhs of wire \ZCD_counter:CounterUDB:overflow\[1337] = zero[8]
Removing Lhs of wire \ZCD_counter:CounterUDB:tc_i\[1343] = \ZCD_counter:CounterUDB:status_1\[1327]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[1516] = \UART:BUART:rx_bitclk\[1564]
Removing Lhs of wire \UART:BUART:rx_status_0\[1615] = zero[8]
Removing Lhs of wire \UART:BUART:rx_status_6\[1624] = zero[8]
Removing Lhs of wire \interrupterTimebase:CounterUDB:hwCapture\[1931] = zero[8]
Removing Lhs of wire \interrupterTimebase:CounterUDB:reload\[1932] = Net_16248[1934]
Removing Lhs of wire \interrupterTimebase:CounterUDB:status_3\[1943] = zero[8]
Removing Lhs of wire \interrupterTimebase:CounterUDB:underflow\[1954] = zero[8]
Removing Lhs of wire \interrupterTimebase:CounterUDB:tc_i\[1957] = \interrupterTimebase:CounterUDB:per_equal\[1953]
Removing Lhs of wire \ADC_peak:Net_188\[2162] = \ADC_peak:Net_385\[2160]
Removing Lhs of wire \OnTimeCounter:TimerUDB:capt_fifo_load\[2294] = zero[8]
Removing Lhs of wire \OnTimeCounter:TimerUDB:trig_reg\[2308] = \OnTimeCounter:TimerUDB:control_7\[2276]
Removing Lhs of wire \temp_pwm:PWMUDB:final_capture\[2540] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:pwm_i\[2574] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[2751] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[2761] = zero[8]
Removing Lhs of wire \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[2771] = zero[8]
Removing Lhs of wire \FB_glitch_detect:PWMUDB:final_kill_reg\\D\[2952] = zero[8]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[2988] = \UART:BUART:tx_ctrl_mark_last\[1507]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[3000] = zero[8]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[3001] = zero[8]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[3003] = zero[8]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[3004] = \UART:BUART:rx_markspace_pre\[1628]
Removing Lhs of wire \temp_pwm:PWMUDB:runmode_enable\\D\[3028] = \temp_pwm:PWMUDB:control_7\[2461]
Removing Lhs of wire \temp_pwm:PWMUDB:final_kill_reg\\D\[3037] = zero[8]

------------------------------------------------------
Aliased 0 equations, 39 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and \UART:BUART:rx_postpoll\)
	OR (not \UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN.cyprj -dcpsoc3 UD3_QFN.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.177ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 13 January 2026 15:59:04
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN.cyprj -d CY8C5888LTI-LP097 UD3_QFN.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \interrupter1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FB_glitch_detect:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \temp_pwm:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \interrupter1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \interrupter1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \interrupter1:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \FB_glitch_detect:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \FB_glitch_detect:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \FB_glitch_detect:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \FB_glitch_detect:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \FB_glitch_detect:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \ZCD_counter:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \ZCD_counter:CounterUDB:overflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_15569 from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \interrupterTimebase:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \interrupterTimebase:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \OnTimeCounter:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \OnTimeCounter:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \temp_pwm:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \temp_pwm:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \temp_pwm:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \temp_pwm:PWMUDB:pwm_i_reg\ from registered to combinatorial
Assigning clock Clock_29 to clock PWMCLK because it is a pass-through
Assigning clock Clock_1 to clock PWMCLK because it is a pass-through
Assigning clock Clock_15 to clock INTCLK because it is a pass-through
Assigning clock Clock_17 to clock INTCLK because it is a pass-through
Assigning clock Clock_11 to clock PWMCLK because it is a pass-through
Assigning clock Clock_2 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_9 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_14 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_6 to clock PWMCLK because it is a pass-through
Assigning clock Clock_19 to clock PWMCLK because it is a pass-through
Assigning clock Clock_4 to clock PWMCLK because it is a pass-through
Assigning clock Clock_8 to clock PWMCLK because it is a pass-through
Assigning clock Clock_13 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_10 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_12 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_5 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_7 to clock INTCLK because it is a pass-through
Assigning clock Clock_27 to clock samp_clk because it is a pass-through
Assigning clock Clock_22 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_26 to clock PWMCLK because it is a pass-through
Assigning clock Clock_30 to clock BUS_CLK because it is a pass-through
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock Clock_16 to clock PWMCLK because it is a pass-through
Assigning clock Clock_21 to clock PWMCLK because it is a pass-through
Assigning clock Clock_23 to clock PWMCLK because it is a pass-through
Assigning clock Clock_24 to clock PWMCLK because it is a pass-through
Assigning clock Clock_25 to clock INTCLK because it is a pass-through
Assigning clock Clock_28 to clock INTCLK because it is a pass-through
Assigning clock Clock_20 to clock PWMCLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PWMCLK'. Fanout=17, Signal=ClockBlock_PWMCLK
    Digital Clock 1: Automatic-assigning  clock 'samp_clk'. Fanout=1, Signal=ClockBlock_samp_clk
    Digital Clock 2: Automatic-assigning  clock 'INTCLK'. Fanout=6, Signal=ClockBlock_INTCLK
    Digital Clock 3: Automatic-assigning  clock 'UART_CLK'. Fanout=1, Signal=Net_29
    Digital Clock 4: Automatic-assigning  clock 'ADC_therm_Ext_CP_Clk'. Fanout=1, Signal=\ADC_therm:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_therm_theACLK'. Fanout=1, Signal=\ADC_therm:Net_488\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_peak_theACLK'. Fanout=2, Signal=\ADC_peak:Net_385\
    Analog  Clock 2: Automatic-assigning  clock 'ADC_theACLK'. Fanout=2, Signal=\ADC:Net_385\
    Digital Clock 5: Automatic-assigning  clock 'Clock_18'. Fanout=1, Signal=Net_14813
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \interrupter1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: INTCLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: INTCLK, EnableOut: Constant 1
    UDB Clk/Enable \FB_glitch_detect:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWMCLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWMCLK, EnableOut: Constant 1
    UDB Clk/Enable \ZCD_counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWMCLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWMCLK, EnableOut: Constant 1
    UDB Clk/Enable \ZCD_counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: PWMCLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWMCLK, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_CLK, EnableOut: Constant 1
    UDB Clk/Enable \interrupterTimebase:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \interrupterTimebase:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \OnTimeCounter:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Net_16573:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_16573__SYNC:synccell.out
    UDB Clk/Enable \OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Net_16573:macrocell.q was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_16573__SYNC_1:synccell.out
    UDB Clk/Enable \temp_pwm:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: INTCLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: INTCLK, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: ST:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: ST:macrocell.q
    Routed Clock: Net_13009:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_13009:macrocell.q
    Routed Clock: Net_11931:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_11931:macrocell.q
    Routed Clock: Net_12147:macrocell.q
        Effective Clock: PWMCLK
        Enable Signal: Net_12147:macrocell.q
    Routed Clock: Net_12937:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_12937:macrocell.q
    Routed Clock: PWMB_PSB_DMA:drqcell.termout
        Effective Clock: PWMB_PSB_DMA:drqcell.termout
        Enable Signal: True
    Routed Clock: ZCD_pulse:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: ZCD_pulse:macrocell.q
    Routed Clock: Net_19331:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_19331:macrocell.q
    Routed Clock: \CT1_comp:ctComp\:comparatorcell.out
        Effective Clock: \CT1_comp:ctComp\:comparatorcell.out
        Enable Signal: True
    Routed Clock: Net_18966:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_18966:macrocell.q
    Routed Clock: Net_18735:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_18735:macrocell.q
</CYPRESSTAG>
ADD: pft.M0040: information: The following 13 pin(s) will be assigned a location by the fitter: \USBUART_1:Dm(0)\, \USBUART_1:Dp(0)\, dcdc_ena(0), DEBUG_ILIM(0), digipot_data(0), digipot_ncs(0), Relay3(0), Relay4(0), SCL_1(0), SDA_1(0), therm2(0), Vin(0), ZCD_Debug(0)

Info: plm.M0038: The pin named UVLO(0) at location P12[0] prevents usage of special purposes: I2C:SCL. (App=cydsfit)
Info: plm.M0038: The pin named therm1(0) at location P3[6] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named Vbus(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_16248, Duplicate of \interrupterTimebase:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_16248, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\interrupterTimebase:CounterUDB:cmp_less\
        );
        Output = Net_16248 (fanout=4)

    Removing Net_11737, Duplicate of \ZCD_counter:CounterUDB:underflow_reg_i\ 
    MacroCell: Name=Net_11737, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ZCD_counter:CounterUDB:status_1\
        );
        Output = Net_11737 (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = GD2A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GD2A(0)__PA ,
            pin_input => Net_16504 ,
            pad => GD2A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = therm2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => therm2(0)__PA ,
            analog_term => Net_12144 ,
            pad => therm2(0)_PAD );

    Pin : Name = UVLO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: DIFFERENTIAL
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, SIO
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UVLO(0)__PA ,
            pad => UVLO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TP6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TP6(0)__PA ,
            pin_input => int1 ,
            pad => TP6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_int(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_int(0)__PA ,
            pin_input => Net_16922 ,
            pad => LED_int(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Fan(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Fan(0)__PA ,
            pad => Fan(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CTout(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CTout(0)__PA ,
            analog_term => CT1sig ,
            pad => CTout(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC:Bypass(0)\__PA ,
            analog_term => \ADC:Net_210\ ,
            pad => \ADC:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = therm1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => therm1(0)__PA ,
            analog_term => Net_12182 ,
            pad => therm1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GD1A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GD1A(0)__PA ,
            pin_input => Net_16490 ,
            pad => GD1A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ZCDB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ZCDB(0)__PA ,
            analog_term => Net_17556 ,
            pad => ZCDB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_sysfault(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_sysfault(0)__PA ,
            pad => LED_sysfault(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_com(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_com(0)__PA ,
            pad => LED_com(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Relay2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Relay2(0)__PA ,
            pad => Relay2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Relay1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Relay1(0)__PA ,
            pad => Relay1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_OCD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_OCD(0)__PA ,
            pin_input => Net_16898 ,
            pad => LED_OCD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GD2B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GD2B(0)__PA ,
            pin_input => Net_16501 ,
            pad => GD2B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DEBUG_DA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ANALOG, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DEBUG_DA(0)__PA ,
            fb => Net_18696 ,
            analog_term => Net_18669 ,
            pad => DEBUG_DA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Ibus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ibus(0)__PA ,
            analog_term => Net_13950 ,
            pad => Ibus(0)_PAD ,
            pin_input => AMuxHw_1_Decoder_one_hot_2 );
        Properties:
        {
        }

    Pin : Name = Vbus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vbus(0)__PA ,
            analog_term => Net_13949 ,
            pad => Vbus(0)_PAD ,
            pin_input => AMuxHw_1_Decoder_one_hot_1 );
        Properties:
        {
        }

    Pin : Name = GD1B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GD1B(0)__PA ,
            pin_input => Net_16498 ,
            pad => GD1B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin(0)__PA ,
            analog_term => Net_13948 ,
            pad => Vin(0)_PAD ,
            pin_input => AMuxHw_1_Decoder_one_hot_0 );

    Pin : Name = ZCDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ZCDA(0)__PA ,
            analog_term => Net_17559 ,
            pad => ZCDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DEBUG_ILIM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DEBUG_ILIM(0)__PA ,
            oe => NOT_interrupter ,
            analog_term => Net_19352 ,
            pad => DEBUG_ILIM(0)_PAD ,
            pin_input => interrupter );

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );

    Pin : Name = Vdriver(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vdriver(0)__PA ,
            analog_term => Net_15063 ,
            pad => Vdriver(0)_PAD ,
            pin_input => AMuxHw_1_Decoder_one_hot_3 );
        Properties:
        {
        }

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            fb => Net_820 ,
            pad => Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            pin_input => Net_16389 ,
            pad => Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Relay3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Relay3(0)__PA ,
            pin_input => Net_16816 ,
            pad => Relay3(0)_PAD );

    Pin : Name = Relay4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Relay4(0)__PA ,
            pin_input => Net_16817 ,
            pad => Relay4(0)_PAD );

    Pin : Name = \ADC_peak:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_peak:Bypass(0)\__PA ,
            analog_term => \ADC_peak:Net_210\ ,
            pad => \ADC_peak:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Ext_Interrupter(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ext_Interrupter(0)__PA ,
            fb => Net_16104 ,
            pad => Ext_Interrupter(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            pin_input => \I2C:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            pin_input => \I2C:Net_643_0\ ,
            pad => SCL_1(0)_PAD );

    Pin : Name = digipot_clk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => digipot_clk(0)__PA ,
            pad => digipot_clk(0)_PAD );
        Properties:
        {
        }

    Pin : Name = digipot_data(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => digipot_data(0)__PA ,
            pad => digipot_data(0)_PAD );

    Pin : Name = digipot_ncs(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => digipot_ncs(0)__PA ,
            pad => digipot_ncs(0)_PAD );

    Pin : Name = dcdc_ena(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => dcdc_ena(0)__PA ,
            pad => dcdc_ena(0)_PAD );

    Pin : Name = ZCD_Debug(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ZCD_Debug(0)__PA ,
            pin_input => Net_18966 ,
            pad => ZCD_Debug(0)_PAD );

    Pin : Name = button_input(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => button_input(0)__PA ,
            pad => button_input(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=nZCDp, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              FB_STABLE * !cy_srff_1 * Net_12256
            + FB_STABLE * cy_srff_1 * !Net_12256
        );
        Output = nZCDp (fanout=1)

    MacroCell: Name=Net_16497, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_4423 * Net_12965 * !pwm_reset * !cydff_10
            + Net_4423 * Net_12965 * !pwm_reset * !cydff_25
        );
        Output = Net_16497 (fanout=1)

    MacroCell: Name=Net_13080, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              interrupter * Net_13092 * Net_11879
        );
        Output = Net_13080 (fanout=1)

    MacroCell: Name=Net_16488, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4423 * Net_12965 * !pwm_reset * !cydff_10
            + !Net_4423 * Net_12965 * !pwm_reset * !cydff_25
        );
        Output = Net_16488 (fanout=1)

    MacroCell: Name=Net_16503, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_12930 * Net_12965 * !pwm_reset * !cydff_10
            + Net_12930 * Net_12965 * !pwm_reset * cydff_25
        );
        Output = Net_16503 (fanout=1)

    MacroCell: Name=Net_16500, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_12930 * Net_12965 * !pwm_reset * !cydff_10
            + !Net_12930 * Net_12965 * !pwm_reset * cydff_25
        );
        Output = Net_16500 (fanout=1)

    MacroCell: Name=NOT_interrupter, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !interrupter
        );
        Output = NOT_interrupter (fanout=2)

    MacroCell: Name=pwm_reset, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !interrupter * int1 * Net_18729 * Net_18725
            + !interrupter * Net_18729 * Net_18725 * QCW_enable_sig
        );
        Output = pwm_reset (fanout=23)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=int1_reset, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              cydff_11
            + Net_7037 * Net_6996
            + Net_16095 * !Net_16103 * Net_16104
            + Net_16095 * Net_16103 * !Net_16104
        );
        Output = int1_reset (fanout=5)

    MacroCell: Name=Net_13009, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ST
            + PWMB_trig * !Tselect * cydff_17
        );
        Output = Net_13009 (fanout=1)

    MacroCell: Name=Net_13196, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_12291 * !PWMB_trig * FB_STABLE * !cy_srff_1 * !Net_12256
            + !Net_12291 * !PWMB_trig * FB_STABLE * cy_srff_1 * Net_12256
            + !Net_12291 * FB_STABLE * !cy_srff_1 * !Net_12256 * !Net_18873
            + !Net_12291 * FB_STABLE * cy_srff_1 * Net_12256 * !Net_18873
        );
        Output = Net_13196 (fanout=1)

    MacroCell: Name=Net_11931, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ST
            + PWMB_trig * Tselect * cydff_17
        );
        Output = Net_11931 (fanout=1)

    MacroCell: Name=Net_11581, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ST * FB_STABLE * QCW_enable_sig
            + pwm_reset
        );
        Output = Net_11581 (fanout=1)

    MacroCell: Name=Net_12592, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_11879 * !pwm_reset * FB_STABLE
        );
        Output = Net_12592 (fanout=1)

    MacroCell: Name=Net_12206, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !pwm_reset * FB_STABLE * !cy_srff_1 * !Net_12256
            + !pwm_reset * FB_STABLE * cy_srff_1 * Net_12256
        );
        Output = Net_12206 (fanout=6)

    MacroCell: Name=Net_13144, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              ST * FB_STABLE * QCW_enable_sig
        );
        Output = Net_13144 (fanout=1)

    MacroCell: Name=\FB_glitch_detect:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FB_glitch_detect:PWMUDB:runmode_enable\ * 
              \FB_glitch_detect:PWMUDB:tc_i\
        );
        Output = \FB_glitch_detect:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_12220, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              int1 * !QCW_enable_sig
        );
        Output = Net_12220 (fanout=1)

    MacroCell: Name=Net_18735, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !int1 * !QCW_enable_sig
        );
        Output = Net_18735 (fanout=1)

    MacroCell: Name=Net_13576, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              pwm_reset
            + PWMB_trig * Net_18873
            + FB_STABLE * !cy_srff_1 * Net_12256
            + FB_STABLE * cy_srff_1 * !Net_12256
        );
        Output = Net_13576 (fanout=1)

    MacroCell: Name=\ZCD_counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ZCD_counter:CounterUDB:cmp_less\ * 
              !\ZCD_counter:CounterUDB:prevCompare\
            + \ZCD_counter:CounterUDB:cmp_equal\ * 
              !\ZCD_counter:CounterUDB:prevCompare\
        );
        Output = \ZCD_counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\ZCD_counter:CounterUDB:underflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ZCD_counter:CounterUDB:status_1\ * 
              !\ZCD_counter:CounterUDB:underflow_reg_i\
        );
        Output = \ZCD_counter:CounterUDB:underflow_status\ (fanout=1)

    MacroCell: Name=\ZCD_counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              PWMB_trig * \ZCD_counter:CounterUDB:control_7\ * 
              !\ZCD_counter:CounterUDB:disable_run_i\ * 
              !\ZCD_counter:CounterUDB:count_stored_i\
        );
        Output = \ZCD_counter:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=ST, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_12291 * !cydff_22
            + PWMB_trig * !cydff_22 * Net_18873
            + FB_STABLE * !cy_srff_1 * Net_12256 * !cydff_22
            + FB_STABLE * cy_srff_1 * !Net_12256 * !cydff_22
        );
        Output = ST (fanout=11)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_16922, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !interrupter * ivo_led
            + interrupter * !ivo_led
        );
        Output = Net_16922 (fanout=1)

    MacroCell: Name=Net_18966, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              PWMB_trig * Net_18873
            + FB_STABLE * !cy_srff_1 * Net_12256
            + FB_STABLE * cy_srff_1 * !Net_12256
        );
        Output = Net_18966 (fanout=2)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * !Net_16919 * Net_820_SYNCOUT
            + \UART:BUART:pollcount_0\ * Net_16919 * !Net_820_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_16898, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !ivo_led * Net_16894
            + ivo_led * !Net_16894
        );
        Output = Net_16898 (fanout=1)

    MacroCell: Name=Net_16389, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:txn\ * !Net_412
            + \UART:BUART:txn\ * Net_412
        );
        Output = Net_16389 (fanout=1)

    MacroCell: Name=\interrupterTimebase:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\interrupterTimebase:CounterUDB:cmp_less\ * 
              !\interrupterTimebase:CounterUDB:prevCompare\
        );
        Output = \interrupterTimebase:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\interrupterTimebase:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \interrupterTimebase:CounterUDB:per_equal\ * 
              !\interrupterTimebase:CounterUDB:overflow_reg_i\
        );
        Output = \interrupterTimebase:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\interrupterTimebase:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \interrupterTimebase:CounterUDB:control_7\ * 
              !\interrupterTimebase:CounterUDB:count_stored_i\ * 
              ClockBlock_PWMCLK_local
        );
        Output = \interrupterTimebase:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=Net_18750, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              interrupter * !FB_STABLE * kill_no_fb * 
              \ZCD_counter:CounterUDB:underflow_reg_i\
        );
        Output = Net_18750 (fanout=1)

    MacroCell: Name=\OnTimeCounter:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OnTimeCounter:TimerUDB:control_7\ * 
              \OnTimeCounter:TimerUDB:per_zero\
        );
        Output = \OnTimeCounter:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_16573, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              interrupter * !ClockBlock_INTCLK_local
        );
        Output = Net_16573 (fanout=2)

    MacroCell: Name=\temp_pwm:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \temp_pwm:PWMUDB:runmode_enable\ * \temp_pwm:PWMUDB:tc_i\
        );
        Output = \temp_pwm:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_13720, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13728 * !\Comp_1:Net_1\
        );
        Output = Net_13720 (fanout=1)

    MacroCell: Name=no_fb, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              interrupter * !FB_STABLE * 
              \ZCD_counter:CounterUDB:underflow_reg_i\
        );
        Output = no_fb (fanout=1)

    MacroCell: Name=ZCD_pulse, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              FB_STABLE * !cy_srff_1 * Net_12256
            + FB_STABLE * cy_srff_1 * !Net_12256
        );
        Output = ZCD_pulse (fanout=4)

    MacroCell: Name=Net_19331, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_12937 * QCW_enable_sig
            + ST * !QCW_enable_sig
        );
        Output = Net_19331 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=8)

    MacroCell: Name=cydff_11, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Preset = (Net_16264)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = cydff_11 (fanout=1)

    MacroCell: Name=Net_12937, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (pwm_reset)
            Clock Enable: PosEdge(ST)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_12937 (fanout=2)

    MacroCell: Name=Net_4423, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (pwm_reset)
            Clock Enable: PosEdge(Net_13009)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_4423 (fanout=2)

    MacroCell: Name=\interrupter1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Reset  = (int1_reset)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \interrupter1:PWMUDB:control_7\ * 
              !\interrupter1:PWMUDB:runmode_enable\ * 
              !\interrupter1:PWMUDB:trig_disable\
            + \interrupter1:PWMUDB:control_7\ * 
              \interrupter1:PWMUDB:runmode_enable\ * 
              !\interrupter1:PWMUDB:tc_i\
        );
        Output = \interrupter1:PWMUDB:runmode_enable\ (fanout=6)

    MacroCell: Name=\interrupter1:PWMUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Reset  = (int1_reset)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \interrupter1:PWMUDB:control_7\ * 
              \interrupter1:PWMUDB:runmode_enable\ * 
              \interrupter1:PWMUDB:tc_i\ * 
              !\interrupter1:PWMUDB:trig_disable\
        );
        Output = \interrupter1:PWMUDB:trig_disable\ (fanout=2)

    MacroCell: Name=int1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \interrupter1:PWMUDB:runmode_enable\ * 
              !\interrupter1:PWMUDB:cmp1_eq\ * 
              !\interrupter1:PWMUDB:cmp1_less\
        );
        Output = int1 (fanout=6)

    MacroCell: Name=Net_7037, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \interrupter1:PWMUDB:runmode_enable\ * 
              \interrupter1:PWMUDB:tc_i\
        );
        Output = Net_7037 (fanout=1)

    MacroCell: Name=Net_12930, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (pwm_reset)
            Clock Enable: PosEdge(Net_11931)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_12930 (fanout=2)

    MacroCell: Name=cydff_7, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              int1 * Net_18729 * Net_18725
            + Net_18729 * Net_18725 * QCW_enable_sig
        );
        Output = cydff_7 (fanout=1)

    MacroCell: Name=interrupter, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_7
        );
        Output = interrupter (fanout=9)

    MacroCell: Name=fb_nGlitchFilter, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Reset  = (ZCD_pulse)
            Clock Enable: NegEdge(Net_12147)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = fb_nGlitchFilter (fanout=1)

    MacroCell: Name=cydff_10, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ST)
        Main Equation            : 1 pterm
        !(
              !cydff_23 * !cydff_13
        );
        Output = cydff_10 (fanout=4)

    MacroCell: Name=Net_12965, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = (pwm_reset)
            Clock Enable: NegEdge(Net_12937)
        Main Equation            : 1 pterm
        !(
              !interrupter * !Net_19641
        );
        Output = Net_12965 (fanout=4)

    MacroCell: Name=\FB_glitch_detect:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Reset  = (Net_12206)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FB_glitch_detect:PWMUDB:control_7\ * 
              !\FB_glitch_detect:PWMUDB:runmode_enable\ * 
              !\FB_glitch_detect:PWMUDB:trig_disable\
            + \FB_glitch_detect:PWMUDB:control_7\ * 
              \FB_glitch_detect:PWMUDB:runmode_enable\ * 
              !\FB_glitch_detect:PWMUDB:tc_i\
        );
        Output = \FB_glitch_detect:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\FB_glitch_detect:PWMUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Reset  = (Net_12206)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FB_glitch_detect:PWMUDB:control_7\ * 
              \FB_glitch_detect:PWMUDB:runmode_enable\ * 
              \FB_glitch_detect:PWMUDB:tc_i\ * 
              !\FB_glitch_detect:PWMUDB:trig_disable\
        );
        Output = \FB_glitch_detect:PWMUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\FB_glitch_detect:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FB_glitch_detect:PWMUDB:cmp1_eq\ * 
              !\FB_glitch_detect:PWMUDB:cmp1_less\
        );
        Output = \FB_glitch_detect:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\FB_glitch_detect:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FB_glitch_detect:PWMUDB:cmp2_less\
        );
        Output = \FB_glitch_detect:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\FB_glitch_detect:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Reset  = (Net_12206)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FB_glitch_detect:PWMUDB:prevCompare1\ * 
              !\FB_glitch_detect:PWMUDB:cmp1_eq\ * 
              !\FB_glitch_detect:PWMUDB:cmp1_less\
        );
        Output = \FB_glitch_detect:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\FB_glitch_detect:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Reset  = (Net_12206)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FB_glitch_detect:PWMUDB:prevCompare2\ * 
              \FB_glitch_detect:PWMUDB:cmp2_less\
        );
        Output = \FB_glitch_detect:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_12147, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FB_glitch_detect:PWMUDB:runmode_enable\ * 
              !\FB_glitch_detect:PWMUDB:cmp1_eq\ * 
              !\FB_glitch_detect:PWMUDB:cmp1_less\ * 
              \FB_glitch_detect:PWMUDB:cmp2_less\
        );
        Output = Net_12147 (fanout=1)

    MacroCell: Name=cydff_17, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_13158)
            Reset  = (pwm_reset)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13204
        );
        Output = cydff_17 (fanout=2)

    MacroCell: Name=cy_srff_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              fb_nGlitchFilter * !Net_12574 * Net_18015 * !cy_srff_1
            + fb_nGlitchFilter * Net_12574 * cy_srff_1
        );
        Output = cy_srff_1 (fanout=10)

    MacroCell: Name=cydff_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (pwm_reset)
            Clock Enable: PosEdge(ST)
        Main Equation            : 1 pterm
        (
              !Tselect
        );
        Output = cydff_3 (fanout=1)

    MacroCell: Name=Tselect, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (pwm_reset)
            Clock Enable: PosEdge(ST)
        Main Equation            : 1 pterm
        (
              cydff_3
        );
        Output = Tselect (fanout=3)

    MacroCell: Name=AMuxHw_1_Decoder_old_id_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12420_1
        );
        Output = AMuxHw_1_Decoder_old_id_1 (fanout=4)

    MacroCell: Name=AMuxHw_1_Decoder_old_id_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12420_0
        );
        Output = AMuxHw_1_Decoder_old_id_0 (fanout=4)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_1_Decoder_old_id_1 * !Net_12420_1 * 
              !AMuxHw_1_Decoder_old_id_0 * !Net_12420_0
        );
        Output = AMuxHw_1_Decoder_one_hot_0 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_1_Decoder_old_id_1 * !Net_12420_1 * 
              AMuxHw_1_Decoder_old_id_0 * Net_12420_0
        );
        Output = AMuxHw_1_Decoder_one_hot_1 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_2, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_old_id_1 * Net_12420_1 * 
              !AMuxHw_1_Decoder_old_id_0 * !Net_12420_0
        );
        Output = AMuxHw_1_Decoder_one_hot_2 (fanout=1)

    MacroCell: Name=AMuxHw_1_Decoder_one_hot_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_old_id_1 * Net_12420_1 * 
              AMuxHw_1_Decoder_old_id_0 * Net_12420_0
        );
        Output = AMuxHw_1_Decoder_one_hot_3 (fanout=1)

    MacroCell: Name=cydff_24, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cy_srff_1
        );
        Output = cydff_24 (fanout=1)

    MacroCell: Name=Net_12256, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_24
        );
        Output = Net_12256 (fanout=8)

    MacroCell: Name=\ZCD_counter:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !pwm_reset * \ZCD_counter:CounterUDB:disable_run_i\
            + !pwm_reset * \ZCD_counter:CounterUDB:status_1\ * 
              !\ZCD_counter:CounterUDB:underflow_reg_i\
        );
        Output = \ZCD_counter:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\ZCD_counter:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ZCD_counter:CounterUDB:status_1\
        );
        Output = \ZCD_counter:CounterUDB:underflow_reg_i\ (fanout=4)

    MacroCell: Name=\ZCD_counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\ZCD_counter:CounterUDB:cmp_less\ * 
              !\ZCD_counter:CounterUDB:cmp_equal\
        );
        Output = \ZCD_counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\ZCD_counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              PWMB_trig
        );
        Output = \ZCD_counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=cydff_22, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13025
        );
        Output = cydff_22 (fanout=1)

    MacroCell: Name=Net_13025, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_12291
            + PWMB_trig * Net_18873
            + FB_STABLE * !cy_srff_1 * Net_12256
            + FB_STABLE * cy_srff_1 * !Net_12256
        );
        Output = Net_13025 (fanout=1)

    MacroCell: Name=Net_13092, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = !(FB_STABLE)
            Clock Enable: PosEdge(ZCD_pulse)
        Main Equation            : 1 pterm
        (
              Net_13073
        );
        Output = Net_13092 (fanout=1)

    MacroCell: Name=Net_13204, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_13158)
            Reset  = (pwm_reset)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_13204 (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * !Net_16919 * !Net_820_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * Net_16919 * Net_820_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_16919 * Net_820_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * Net_16919 * !Net_820_SYNCOUT
            + \UART:BUART:rx_count_2\ * \UART:BUART:pollcount_1\
            + \UART:BUART:rx_count_1\ * \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=2)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * !Net_16919 * Net_820_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_16919 * !Net_820_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_16919 * !Net_820_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * Net_16919 * Net_820_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=3)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_16919 * Net_820_SYNCOUT
            + Net_16919 * !Net_820_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=cydff_23, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ST)
        Main Equation            : 1 pterm
        (
              !cydff_23 * cydff_13
        );
        Output = cydff_23 (fanout=4)

    MacroCell: Name=FB_STABLE, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !pwm_reset * FB_STABLE
            + !pwm_reset * Net_18696
        );
        Output = FB_STABLE (fanout=18)

    MacroCell: Name=cydff_13, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = (Net_19634)
            Clock Enable: PosEdge(Net_19331)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = cydff_13 (fanout=2)

    MacroCell: Name=\interrupterTimebase:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \interrupterTimebase:CounterUDB:per_equal\
        );
        Output = \interrupterTimebase:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\interrupterTimebase:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\interrupterTimebase:CounterUDB:cmp_less\
        );
        Output = \interrupterTimebase:CounterUDB:prevCompare\ (fanout=5)

    MacroCell: Name=\interrupterTimebase:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              ClockBlock_PWMCLK_local
        );
        Output = \interrupterTimebase:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_16894, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_19634)
            Reset  = (pwm_reset)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_16894 (fanout=1)

    MacroCell: Name=\temp_pwm:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \temp_pwm:PWMUDB:control_7\
        );
        Output = \temp_pwm:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\temp_pwm:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \temp_pwm:PWMUDB:cmp1_less\
        );
        Output = \temp_pwm:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\temp_pwm:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \temp_pwm:PWMUDB:cmp2_less\
        );
        Output = \temp_pwm:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\temp_pwm:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\temp_pwm:PWMUDB:prevCompare1\ * \temp_pwm:PWMUDB:cmp1_less\
        );
        Output = \temp_pwm:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\temp_pwm:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\temp_pwm:PWMUDB:prevCompare2\ * \temp_pwm:PWMUDB:cmp2_less\
        );
        Output = \temp_pwm:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_16816, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \temp_pwm:PWMUDB:runmode_enable\ * \temp_pwm:PWMUDB:cmp1_less\
        );
        Output = Net_16816 (fanout=1)

    MacroCell: Name=Net_16817, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \temp_pwm:PWMUDB:runmode_enable\ * \temp_pwm:PWMUDB:cmp2_less\
        );
        Output = Net_16817 (fanout=1)

    MacroCell: Name=cydff_19, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = (pwm_reset)
            Clock Enable: PosEdge(Net_18966)
        Main Equation            : 1 pterm
        (
              !FB_STABLE
        );
        Output = cydff_19 (fanout=1)

    MacroCell: Name=Net_18729, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_18750)
            Clock Enable: PosEdge(Net_18735)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_18729 (fanout=3)

    MacroCell: Name=Net_13073, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = !(FB_STABLE)
            Clock Enable: PosEdge(ZCD_pulse)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_13073 (fanout=1)

    MacroCell: Name=cydff_21, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_19
        );
        Output = cydff_21 (fanout=1)

    MacroCell: Name=Net_18873, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_21
        );
        Output = Net_18873 (fanout=5)

    MacroCell: Name=Net_13728, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              int1 * Net_18729 * Net_18725 * !Net_17282
            + Net_18729 * Net_18725 * QCW_enable_sig * !Net_17282
            + !Net_17282 * Net_13728
        );
        Output = Net_13728 (fanout=2)

    MacroCell: Name=cydff_25, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ST)
        Main Equation            : 1 pterm
        (
              !cydff_23
        );
        Output = cydff_25 (fanout=4)

    MacroCell: Name=Net_19641, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_23
        );
        Output = Net_19641 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\interrupter1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_INTCLK ,
            cs_addr_2 => \interrupter1:PWMUDB:tc_i\ ,
            cs_addr_1 => \interrupter1:PWMUDB:runmode_enable\ ,
            cs_addr_0 => int1_reset ,
            chain_out => \interrupter1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \interrupter1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\interrupter1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => ClockBlock_INTCLK ,
            cs_addr_2 => \interrupter1:PWMUDB:tc_i\ ,
            cs_addr_1 => \interrupter1:PWMUDB:runmode_enable\ ,
            cs_addr_0 => int1_reset ,
            ce0_comb => \interrupter1:PWMUDB:cmp1_eq\ ,
            cl0_comb => \interrupter1:PWMUDB:cmp1_less\ ,
            z0_comb => \interrupter1:PWMUDB:tc_i\ ,
            cl1_comb => \interrupter1:PWMUDB:cmp2_less\ ,
            chain_in => \interrupter1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \interrupter1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_PWMCLK ,
            cs_addr_2 => \FB_glitch_detect:PWMUDB:tc_i\ ,
            cs_addr_1 => \FB_glitch_detect:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_12206 ,
            ce0_comb => \FB_glitch_detect:PWMUDB:cmp1_eq\ ,
            cl0_comb => \FB_glitch_detect:PWMUDB:cmp1_less\ ,
            z0_comb => \FB_glitch_detect:PWMUDB:tc_i\ ,
            cl1_comb => \FB_glitch_detect:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \FB_glitch_detect:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ZCD_counter:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_PWMCLK ,
            cs_addr_1 => \ZCD_counter:CounterUDB:count_enable\ ,
            cs_addr_0 => pwm_reset ,
            z0_comb => \ZCD_counter:CounterUDB:status_1\ ,
            ce1_comb => \ZCD_counter:CounterUDB:cmp_equal\ ,
            cl1_comb => \ZCD_counter:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \ZCD_counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \ZCD_counter:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_29 ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\interrupterTimebase:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \interrupterTimebase:CounterUDB:count_enable\ ,
            cs_addr_0 => \interrupterTimebase:CounterUDB:prevCompare\ ,
            chain_out => \interrupterTimebase:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \interrupterTimebase:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\interrupterTimebase:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \interrupterTimebase:CounterUDB:count_enable\ ,
            cs_addr_0 => \interrupterTimebase:CounterUDB:prevCompare\ ,
            chain_in => \interrupterTimebase:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \interrupterTimebase:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \interrupterTimebase:CounterUDB:sC32:counterdp:u0\
        Next in chain : \interrupterTimebase:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\interrupterTimebase:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \interrupterTimebase:CounterUDB:count_enable\ ,
            cs_addr_0 => \interrupterTimebase:CounterUDB:prevCompare\ ,
            chain_in => \interrupterTimebase:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \interrupterTimebase:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \interrupterTimebase:CounterUDB:sC32:counterdp:u1\
        Next in chain : \interrupterTimebase:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\interrupterTimebase:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \interrupterTimebase:CounterUDB:count_enable\ ,
            cs_addr_0 => \interrupterTimebase:CounterUDB:prevCompare\ ,
            ce0_comb => \interrupterTimebase:CounterUDB:per_equal\ ,
            z0_comb => \interrupterTimebase:CounterUDB:status_1\ ,
            cl1_comb => \interrupterTimebase:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \interrupterTimebase:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \interrupterTimebase:CounterUDB:status_5\ ,
            chain_in => \interrupterTimebase:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \interrupterTimebase:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\OnTimeCounter:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \OnTimeCounter:TimerUDB:control_7\ ,
            cs_addr_0 => \OnTimeCounter:TimerUDB:per_zero\ ,
            chain_out => \OnTimeCounter:TimerUDB:sT24:timerdp:carry0\ ,
            clk_en => Net_16573__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_16573__SYNC_OUT)
        Next in chain : \OnTimeCounter:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\OnTimeCounter:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \OnTimeCounter:TimerUDB:control_7\ ,
            cs_addr_0 => \OnTimeCounter:TimerUDB:per_zero\ ,
            chain_in => \OnTimeCounter:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \OnTimeCounter:TimerUDB:sT24:timerdp:carry1\ ,
            clk_en => Net_16573__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_16573__SYNC_OUT)
        Previous in chain : \OnTimeCounter:TimerUDB:sT24:timerdp:u0\
        Next in chain : \OnTimeCounter:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\OnTimeCounter:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \OnTimeCounter:TimerUDB:control_7\ ,
            cs_addr_0 => \OnTimeCounter:TimerUDB:per_zero\ ,
            z0_comb => \OnTimeCounter:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \OnTimeCounter:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \OnTimeCounter:TimerUDB:status_2\ ,
            chain_in => \OnTimeCounter:TimerUDB:sT24:timerdp:carry1\ ,
            clk_en => Net_16573__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_16573__SYNC_OUT)
        Previous in chain : \OnTimeCounter:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\temp_pwm:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_INTCLK ,
            cs_addr_2 => \temp_pwm:PWMUDB:tc_i\ ,
            cs_addr_1 => \temp_pwm:PWMUDB:runmode_enable\ ,
            cl0_comb => \temp_pwm:PWMUDB:cmp1_less\ ,
            z0_comb => \temp_pwm:PWMUDB:tc_i\ ,
            cl1_comb => \temp_pwm:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \temp_pwm:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\no_fb_reg:sts:sts_reg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_0 => no_fb );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\FB_glitch_detect:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_12206 ,
            clock => ClockBlock_PWMCLK ,
            status_3 => \FB_glitch_detect:PWMUDB:status_3\ ,
            status_2 => \FB_glitch_detect:PWMUDB:status_2\ ,
            status_1 => \FB_glitch_detect:PWMUDB:status_1\ ,
            status_0 => \FB_glitch_detect:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ZCD_counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => pwm_reset ,
            clock => ClockBlock_PWMCLK ,
            status_6 => \ZCD_counter:CounterUDB:status_6\ ,
            status_5 => \ZCD_counter:CounterUDB:status_5\ ,
            status_3 => \ZCD_counter:CounterUDB:underflow_status\ ,
            status_1 => \ZCD_counter:CounterUDB:status_1\ ,
            status_0 => \ZCD_counter:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_29 ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_15573 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_29 ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_15574 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\interrupterTimebase:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \interrupterTimebase:CounterUDB:status_6\ ,
            status_5 => \interrupterTimebase:CounterUDB:status_5\ ,
            status_2 => \interrupterTimebase:CounterUDB:status_2\ ,
            status_1 => \interrupterTimebase:CounterUDB:status_1\ ,
            status_0 => \interrupterTimebase:CounterUDB:status_0\ ,
            interrupt => Net_19152 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\OnTimeCounter:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \OnTimeCounter:TimerUDB:status_3\ ,
            status_2 => \OnTimeCounter:TimerUDB:status_2\ ,
            status_0 => \OnTimeCounter:TimerUDB:status_tc\ ,
            clk_en => Net_16573__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_16573__SYNC_OUT)

    statusicell: Name =\temp_pwm:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_INTCLK ,
            status_3 => \temp_pwm:PWMUDB:status_3\ ,
            status_2 => \temp_pwm:PWMUDB:status_2\ ,
            status_1 => \temp_pwm:PWMUDB:status_1\ ,
            status_0 => \temp_pwm:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Net_16573__SYNC
        PORT MAP (
            in => Net_16573 ,
            out => Net_16573__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCL_1(0)_SYNC
        PORT MAP (
            in => \I2C:Net_1109_0\ ,
            out => \I2C:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA_1(0)_SYNC
        PORT MAP (
            in => \I2C:Net_1109_1\ ,
            out => \I2C:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx(0)_SYNC
        PORT MAP (
            in => Net_820 ,
            out => Net_820_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_PWMCLK ,
            in => Net_16488 ,
            out => Net_16490 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_2:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_PWMCLK ,
            in => Net_16497 ,
            out => Net_16498 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_3:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_PWMCLK ,
            in => Net_16500 ,
            out => Net_16501 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_4:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_PWMCLK ,
            in => Net_16503 ,
            out => Net_16504 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Net_16573__SYNC_1
        PORT MAP (
            in => Net_16573 ,
            out => Net_16573__SYNC_OUT_1 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\interrupter1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_INTCLK ,
            control_7 => \interrupter1:PWMUDB:control_7\ ,
            control_6 => \interrupter1:PWMUDB:control_6\ ,
            control_5 => \interrupter1:PWMUDB:control_5\ ,
            control_4 => \interrupter1:PWMUDB:control_4\ ,
            control_3 => \interrupter1:PWMUDB:control_3\ ,
            control_2 => \interrupter1:PWMUDB:control_2\ ,
            control_1 => \interrupter1:PWMUDB:control_1\ ,
            control_0 => \interrupter1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\interrupter1_control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \interrupter1_control:control_7\ ,
            control_6 => \interrupter1_control:control_6\ ,
            control_5 => \interrupter1_control:control_5\ ,
            control_4 => \interrupter1_control:control_4\ ,
            control_3 => Net_16103 ,
            control_2 => Net_16095 ,
            control_1 => Net_6996 ,
            control_0 => Net_16264 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\QCW_enable:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \QCW_enable:control_7\ ,
            control_6 => \QCW_enable:control_6\ ,
            control_5 => \QCW_enable:control_5\ ,
            control_4 => \QCW_enable:control_4\ ,
            control_3 => \QCW_enable:control_3\ ,
            control_2 => \QCW_enable:control_2\ ,
            control_1 => \QCW_enable:control_1\ ,
            control_0 => QCW_enable_sig );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\FB_glitch_detect:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_PWMCLK ,
            control_7 => \FB_glitch_detect:PWMUDB:control_7\ ,
            control_6 => \FB_glitch_detect:PWMUDB:control_6\ ,
            control_5 => \FB_glitch_detect:PWMUDB:control_5\ ,
            control_4 => \FB_glitch_detect:PWMUDB:control_4\ ,
            control_3 => \FB_glitch_detect:PWMUDB:control_3\ ,
            control_2 => \FB_glitch_detect:PWMUDB:control_2\ ,
            control_1 => \FB_glitch_detect:PWMUDB:control_1\ ,
            control_0 => \FB_glitch_detect:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\system_fault:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \system_fault:control_7\ ,
            control_6 => \system_fault:control_6\ ,
            control_5 => \system_fault:control_5\ ,
            control_4 => \system_fault:control_4\ ,
            control_3 => \system_fault:control_3\ ,
            control_2 => \system_fault:control_2\ ,
            control_1 => kill_no_fb ,
            control_0 => Net_18725 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\ZCD_counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_PWMCLK ,
            control_7 => \ZCD_counter:CounterUDB:control_7\ ,
            control_6 => \ZCD_counter:CounterUDB:control_6\ ,
            control_5 => \ZCD_counter:CounterUDB:control_5\ ,
            control_4 => \ZCD_counter:CounterUDB:control_4\ ,
            control_3 => \ZCD_counter:CounterUDB:control_3\ ,
            control_2 => \ZCD_counter:CounterUDB:control_2\ ,
            control_1 => \ZCD_counter:CounterUDB:control_1\ ,
            control_0 => \ZCD_counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Amux_Ctrl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Amux_Ctrl:control_7\ ,
            control_6 => \Amux_Ctrl:control_6\ ,
            control_5 => \Amux_Ctrl:control_5\ ,
            control_4 => \Amux_Ctrl:control_4\ ,
            control_3 => \Amux_Ctrl:control_3\ ,
            control_2 => \Amux_Ctrl:control_2\ ,
            control_1 => Net_12420_1 ,
            control_0 => Net_12420_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\IVO:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \IVO:control_7\ ,
            control_6 => \IVO:control_6\ ,
            control_5 => \IVO:control_5\ ,
            control_4 => \IVO:control_4\ ,
            control_3 => \IVO:control_3\ ,
            control_2 => ivo_led ,
            control_1 => Net_16919 ,
            control_0 => Net_412 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\interrupterTimebase:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \interrupterTimebase:CounterUDB:control_7\ ,
            control_6 => \interrupterTimebase:CounterUDB:control_6\ ,
            control_5 => \interrupterTimebase:CounterUDB:control_5\ ,
            control_4 => \interrupterTimebase:CounterUDB:control_4\ ,
            control_3 => \interrupterTimebase:CounterUDB:control_3\ ,
            control_2 => \interrupterTimebase:CounterUDB:control_2\ ,
            control_1 => \interrupterTimebase:CounterUDB:control_1\ ,
            control_0 => \interrupterTimebase:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \OnTimeCounter:TimerUDB:control_7\ ,
            control_6 => \OnTimeCounter:TimerUDB:control_6\ ,
            control_5 => \OnTimeCounter:TimerUDB:control_5\ ,
            control_4 => \OnTimeCounter:TimerUDB:control_4\ ,
            control_3 => \OnTimeCounter:TimerUDB:control_3\ ,
            control_2 => \OnTimeCounter:TimerUDB:control_2\ ,
            control_1 => \OnTimeCounter:TimerUDB:control_1\ ,
            control_0 => \OnTimeCounter:TimerUDB:control_0\ ,
            clk_en => Net_16573__SYNC_OUT_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_16573__SYNC_OUT_1)

    controlcell: Name =\temp_pwm:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_INTCLK ,
            control_7 => \temp_pwm:PWMUDB:control_7\ ,
            control_6 => \temp_pwm:PWMUDB:control_6\ ,
            control_5 => \temp_pwm:PWMUDB:control_5\ ,
            control_4 => \temp_pwm:PWMUDB:control_4\ ,
            control_3 => \temp_pwm:PWMUDB:control_3\ ,
            control_2 => \temp_pwm:PWMUDB:control_2\ ,
            control_1 => \temp_pwm:PWMUDB:control_1\ ,
            control_0 => \temp_pwm:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_29 ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =fram_to_PWMA_DMA
        PORT MAP (
            dmareq => Net_13196 ,
            termin => zero ,
            termout => Net_13198 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =ADC_DMA
        PORT MAP (
            dmareq => Net_16155 ,
            termin => zero ,
            termout => Net_14885 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =filter_to_fram_DMA
        PORT MAP (
            dmareq => Net_11638 ,
            termin => zero ,
            termout => Net_12472 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =ram_to_filter_DMA
        PORT MAP (
            dmareq => Net_13080 ,
            termin => zero ,
            termout => Net_12187 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =FBC_to_ram_DMA
        PORT MAP (
            dmareq => nZCDp ,
            termin => zero ,
            termout => Net_11879 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =int1_dma
        PORT MAP (
            dmareq => int1_reset ,
            termin => zero ,
            termout => Net_11723 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =PWMB_PSB_DMA
        PORT MAP (
            dmareq => Net_13144 ,
            termin => zero ,
            termout => Net_13158 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =QCW_CL_DMA
        PORT MAP (
            dmareq => QCW_enable_sig ,
            termin => zero ,
            termout => Net_12231 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =TR1_CL_DMA
        PORT MAP (
            dmareq => Net_12220 ,
            termin => zero ,
            termout => Net_12235 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =MUX_DMA
        PORT MAP (
            dmareq => Net_16156 ,
            termin => zero ,
            termout => Net_14368 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =PWMA_init_DMA
        PORT MAP (
            dmareq => pwm_reset ,
            termin => zero ,
            termout => Net_14937 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }

    drqcell: Name =PSBINIT_DMA
        PORT MAP (
            dmareq => FB_STABLE ,
            termin => zero ,
            termout => Net_13152 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =ADC_DMA_peak
        PORT MAP (
            dmareq => Net_17282 ,
            termin => zero ,
            termout => Net_19521 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ADC_data_ready
        PORT MAP (
            interrupt => Net_14885 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_16155 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ADC_peak_ready
        PORT MAP (
            interrupt => Net_19521 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_15573 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_15574 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_19645 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =uart_rx
        PORT MAP (
            interrupt => Net_15574 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =uart_tx
        PORT MAP (
            interrupt => Net_15573 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_midi
        PORT MAP (
            interrupt => Net_14813_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_peak:IRQ\
        PORT MAP (
            interrupt => Net_17282 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =interrupterIRQ
        PORT MAP (
            interrupt => Net_19152 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    3 :    1 :    4 : 75.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    1 :    0 :    1 : 100.00 %
Interrupts                    :   19 :   13 :   32 : 59.38 %
IO                            :   44 :    4 :   48 : 91.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :   13 :   11 :   24 : 54.17 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :  125 :   67 :  192 : 65.10 %
  Unique P-terms              :  166 :  218 :  384 : 43.23 %
  Total P-terms               :  188 :      :      :        
  Datapath Cells              :   15 :    9 :   24 : 62.50 %
  Status Cells                :   12 :   12 :   24 : 50.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    7 :      :      :        
    Sync Cells (x9)           :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   12 :   12 :   24 : 50.00 %
    Control Registers         :   11 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    2 :    2 :    4 : 50.00 %
Comparator                    :    4 :    0 :    4 : 100.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    4 :    0 :    4 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.261ms
Tech Mapping phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_therm:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_5@[IOP=(2)][IoId=(5)] : CTout(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : DEBUG_DA(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Ext_Interrupter(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Fan(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : GD1A(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : GD1B(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : GD2A(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : GD2B(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Ibus(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LED_OCD(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_com(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LED_int(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : LED_sysfault(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Relay1(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Relay2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Rx(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : TP6(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Tx(0) (fixed)
[IOP=(12)][IoId=(0)] : UVLO(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : UVLO_SIOREF_0 (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Vbus(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Vdriver(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : ZCDA(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : ZCDB(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC:Bypass(0)\ (fixed, SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_peak:Bypass(0)\ (fixed, SAR-ExtVref)
IO_2@[IOP=(12)][IoId=(2)] : button_input(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : digipot_clk(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : therm1(0) (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_1:ABuf\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \ADC_peak:ADC_SAR\ (fixed, SAR-ExtVref)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Dedicated_Output (fixed, OPAMP-GPIO)
IO_7@[IOP=(0)][IoId=(7)] : DEBUG_ILIM(0)
IO_3@[IOP=(0)][IoId=(3)] : Vin(0)
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
DSM[0]@[FFB(DSM,0)] : \ADC_therm:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_therm:vRef_2\
Comparator[1]@[FFB(Comparator,1)] : \CT1_comp:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \CT1_dac:viDAC8\
Comparator[0]@[FFB(Comparator,0)] : \Comp_1:ctComp\
VIDAC[1]@[FFB(VIDAC,1)] : \FB_THRSH_DAC:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \IDAC_therm:viDAC8\
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_2:ABuf\ (OPAMP-GPIO)
SC[2]@[FFB(SC,2)] : \Sample_Hold_1:SC\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Comparator[2]@[FFB(Comparator,2)] : \ZCD_compA:ctComp\
Comparator[3]@[FFB(Comparator,3)] : \ZCD_compB:ctComp\
VIDAC[3]@[FFB(VIDAC,3)] : \ZCDref:viDAC8\
IO_0@[IOP=(15)][IoId=(0)] : therm2(0)
Log: apr.M0058: The analog placement iterative improvement is 35% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 61% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 96% done. (App=cydsfit)
Analog Placement Results:
IO_5@[IOP=(2)][IoId=(5)] : CTout(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : DEBUG_DA(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Ext_Interrupter(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Fan(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : GD1A(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : GD1B(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : GD2A(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : GD2B(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Ibus(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : LED_OCD(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_com(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LED_int(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : LED_sysfault(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Relay1(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Relay2(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Rx(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : TP6(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Tx(0) (fixed)
[IOP=(12)][IoId=(0)] : UVLO(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : UVLO_SIOREF_0 (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Vbus(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Vdriver(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : ZCDA(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : ZCDB(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC:Bypass(0)\ (fixed, SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_peak:Bypass(0)\ (fixed, SAR-ExtVref)
IO_2@[IOP=(12)][IoId=(2)] : button_input(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : digipot_clk(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : therm1(0) (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \Opamp_1:ABuf\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \ADC_peak:ADC_SAR\ (fixed, SAR-ExtVref)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Dedicated_Output (fixed, OPAMP-GPIO)
IO_5@[IOP=(15)][IoId=(5)] : DEBUG_ILIM(0)
IO_4@[IOP=(15)][IoId=(4)] : Vin(0)
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
DSM[0]@[FFB(DSM,0)] : \ADC_therm:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_therm:vRef_2\
Comparator[1]@[FFB(Comparator,1)] : \CT1_comp:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \CT1_dac:viDAC8\
Comparator[3]@[FFB(Comparator,3)] : \Comp_1:ctComp\
VIDAC[3]@[FFB(VIDAC,3)] : \FB_THRSH_DAC:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \IDAC_therm:viDAC8\
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_2:ABuf\ (OPAMP-GPIO)
SC[1]@[FFB(SC,1)] : \Sample_Hold_1:SC\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Comparator[0]@[FFB(Comparator,0)] : \ZCD_compA:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \ZCD_compB:ctComp\
VIDAC[1]@[FFB(VIDAC,1)] : \ZCDref:viDAC8\
IO_7@[IOP=(0)][IoId=(7)] : therm2(0)

Analog Placement phase: Elapsed time ==> 2s.790ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_16140" overuses wire "AGL[4]"
Net "\ADC_therm:Net_244\" overuses wire "Vssa Wire"
Net "Net_18375" overuses wire "SAR vplus wire L"
Net "Net_19336" overuses wire "GPIO P0[2] Mux__1b"
Net "Net_19336" overuses wire "AGL[4]"
Net "Net_19336" overuses wire "comp1- Wire"
Net "Net_19336" overuses wire "GPIO P0[2] Mux__8b"
Net "Net_19224" overuses wire "AGR[5]"
Net "Net_12529" overuses wire "comp1- Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "Vssa Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "SAR vplus wire L"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "SAR vplus wire L"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[5]"
Net "Net_16140" overuses wire "AGL[5]"
Net "Net_19336" overuses wire "GPIO P0[2] Mux__3b"
Net "Net_19336" overuses wire "AGL[6]"
Net "Net_19336" overuses wire "AGL2AGR[6] Sw__0b"
Net "Net_19336" overuses wire "AGR[6]"
Net "Net_19336" overuses wire "GPIO P0[2] Mux__6b"
Net "Net_19224" overuses wire "AGR[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[5]"
Net "AmuxEye::Therm_Mux" overuses wire "AGL[6]"
Net "AmuxEye::Therm_Mux" overuses wire "AGL2AGR[6] Sw__0b"
Net "AmuxEye::Therm_Mux" overuses wire "AGR[6]"
Net "Net_16140" overuses wire "AGL[5]"
Net "Net_16140" overuses wire "dsm0+ Wire"
Net "\ADC_therm:Net_244\" overuses wire "Vssa Wire"
Net "Net_19336" overuses wire "dsm0+ Wire"
Net "Net_19224" overuses wire "AGR[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "SAR vplus wire R"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "SAR vplus wire R"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[5]"
Net "AmuxEye::Therm_Mux" overuses wire "Vssa Wire Alt1"
Net "AmuxEye::Therm_Mux" overuses wire "Vssa Wire"
Net "AmuxEye::Therm_Mux" overuses wire "SAR vplus wire R"
Net "AmuxNose::Therm_Mux" overuses wire "Vssa Wire Alt1"
Net "Net_16140" overuses wire "AGL[5]"
Net "Net_18669" overuses wire "GPIO P3[7] Wire"
Net "Net_19336" overuses wire "GPIO P0[2] Mux__7b"
Net "Net_19336" overuses wire "GPIO P0[2] Mux__6b"
Net "Net_19224" overuses wire "GPIO P3[7] Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[5]"
Net "Net_19336" overuses wire "GPIO P0[2] Mux__7b"
Net "Net_19336" overuses wire "GPIO P0[2] Mux__6b"
Net "AmuxEye::AMuxHw_1" overuses wire "GPIO P0[5] Sw__1b"
Net "AmuxEye::AMuxHw_1" overuses wire "GPIO P0[5] Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "amuxbusL"
Net "AmuxNose::AMuxHw_1" overuses wire "GPIO P0[5] Sw__1b"
Net "AmuxNose::AMuxHw_1" overuses wire "GPIO P0[5] Wire"
Net "AmuxEye::AMuxHw_2" overuses wire "amuxbusL"
Net "Net_16140" overuses wire "AGL[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[4]"
Net "Net_16140" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[5]"
Net "Net_16140" overuses wire "AGL[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[4]"
Net "Net_16140" overuses wire "amuxbusL"
Net "AmuxEye::AMuxHw_2" overuses wire "amuxbusL"
Net "Net_16140" overuses wire "AGL[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[4]"
Net "Net_16140" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[5]"
Net "Net_16140" overuses wire "amuxbusL"
Net "AmuxEye::AMuxHw_2" overuses wire "amuxbusL"
Net "Net_16140" overuses wire "AGL[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[4]"
Net "Net_16140" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[5]"
Net "Net_16140" overuses wire "amuxbusL"
Net "AmuxEye::AMuxHw_2" overuses wire "amuxbusL"
Net "Net_16140" overuses wire "AGL[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[4]"
Net "Net_16140" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[5]"
Net "Net_16140" overuses wire "amuxbusL"
Net "AmuxEye::AMuxHw_2" overuses wire "amuxbusL"
Net "Net_16140" overuses wire "AGL[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[4]"
Net "Net_16140" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[5]"
Net "Net_16140" overuses wire "amuxbusL"
Net "AmuxEye::AMuxHw_2" overuses wire "amuxbusL"
Net "Net_16140" overuses wire "AGL[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[4]"
Net "Net_16140" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[5]"
Net "Net_16140" overuses wire "amuxbusL"
Net "AmuxEye::AMuxHw_2" overuses wire "amuxbusL"
Net "Net_16140" overuses wire "AGL[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[4]"
Net "Net_16140" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[5]"
Net "Net_16140" overuses wire "amuxbusL"
Net "AmuxEye::AMuxHw_2" overuses wire "amuxbusL"
Net "Net_16140" overuses wire "AGL[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[4]"
Net "Net_16140" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[5]"
Net "Net_16140" overuses wire "amuxbusL"
Net "AmuxEye::AMuxHw_2" overuses wire "amuxbusL"
Net "Net_16140" overuses wire "AGL[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[4]"
Net "Net_16140" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[5]"
Net "Net_16140" overuses wire "amuxbusL"
Net "AmuxEye::AMuxHw_2" overuses wire "amuxbusL"
Net "Net_16140" overuses wire "AGL[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[4]"
Net "Net_16140" overuses wire "AGL[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[5]"
Net "Net_16140" overuses wire "amuxbusL"
Net "AmuxEye::AMuxHw_2" overuses wire "amuxbusL"
Net "Net_16140" overuses wire "AGL[4]"
Net "\ADC_peak:Net_126\" overuses wire "SAR vminus wire L"
Net "Net_19336" overuses wire "AGL[0]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[4]"
Net "AmuxEye::AMuxHw_2" overuses wire "AGL[6]"
Net "AmuxEye::AMuxHw_2" overuses wire "SAR vminus wire L"
Net "AmuxEye::AMuxHw_2" overuses wire "AGL[0]"
Net "AmuxEye::Therm_Mux" overuses wire "AGL[6]"
Net "Net_18375" overuses wire "SAR vplus wire L"
Net "Net_19336" overuses wire "GPIO P0[2] Mux__7b"
Net "Net_19336" overuses wire "GPIO P0[2] Mux__6b"
Net "Net_19224" overuses wire "amuxbusR"
Net "AmuxEye::AMuxHw_2" overuses wire "SAR vplus wire L"
Net "AmuxEye::Therm_Mux" overuses wire "amuxbusR"
Net "Net_16140" overuses wire "dsm0+ Wire"
Net "Net_19336" overuses wire "GPIO P0[2] Mux__7b"
Net "Net_19336" overuses wire "GPIO P0[2] Mux__6b"
Net "Net_19224" overuses wire "AGR[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[5]"
Net "AmuxEye::AMuxHw_2" overuses wire "dsm0+ Wire"
Net "\ADC_therm:Net_244\" overuses wire "Vssa Wire"
Net "\ADC:Net_210\" overuses wire "GPIO P0[2] Wire"
Net "\ADC_peak:Net_126\" overuses wire "SAR vminus wire L"
Net "Net_19336" overuses wire "GPIO P0[2] Wire"
Net "Net_19336" overuses wire "AGL[6]"
Net "Net_19224" overuses wire "AGR[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "Vssa Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "Vssa Wire Alt2"
Net "AmuxEye::AMuxHw_1" overuses wire "DSM- Swx__0b"
Net "AmuxEye::AMuxHw_1" overuses wire "dsm0- Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[5]"
Net "AmuxEye::AMuxHw_2" overuses wire "AGL[6]"
Net "AmuxEye::AMuxHw_2" overuses wire "SAR vminus wire L"
Net "AmuxEye::\ADC_therm:AMux\" overuses wire "dsm0- Wire"
Net "AmuxEye::\ADC_therm:AMux\" overuses wire "DSM- Swx__0b"
Net "AmuxNose::\ADC_therm:AMux\" overuses wire "Vssa Wire Alt2"
Net "\ADC:Net_126\" overuses wire "SAR vminus wire R"
Net "Net_19336" overuses wire "abusL3"
Net "Net_19224" overuses wire "SAR vminus wire R"
Net "Net_19224" overuses wire "AGR[4]"
Net "Net_12529" overuses wire "abusL3"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[4]"
Net "Net_18375" overuses wire "AGR[7]"
Net "Net_18375" overuses wire "AGR[7]"
Net "Net_18375" overuses wire "comp3- Wire"
Net "Net_18375" overuses wire "AGR[7]"
Net "Net_19336" overuses wire "GPIO P0[2] Mux__7b"
Net "Net_19336" overuses wire "GPIO P0[2] Mux__6b"
Net "Net_19224" overuses wire "AGR[7]"
Net "Net_19224" overuses wire "SAR vplus wire R"
Net "Net_12529" overuses wire "comp3- Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "SAR vplus wire R"
Net "AmuxEye::AMuxHw_1" overuses wire "SAR vplus wire R"
Net "Net_18375" overuses wire "AGL[7]"
Net "Net_19336" overuses wire "comp1- Wire"
Net "Net_12529" overuses wire "comp1- Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[7]"
Net "AmuxEye::AMuxHw_1" overuses wire "dsm0- Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "amuxbusR"
Net "AmuxEye::Therm_Mux" overuses wire "amuxbusR"
Net "AmuxEye::\ADC_therm:AMux\" overuses wire "dsm0- Wire"
Net "CT1sig" overuses wire "AGR[1]"
Net "CT1sig" overuses wire "AGL2AGR[1] Sw__0b"
Net "CT1sig" overuses wire "AGL[1]"
Net "CT1sig" overuses wire "AGR[1]"
Net "CT1sig" overuses wire "AGR[1]"
Net "Net_17559" overuses wire "AGL[3]"
Net "Net_18375" overuses wire "sc1 out Wire"
Net "Net_18375" overuses wire "AGL[3]"
Net "Net_18375" overuses wire "sc1 out Wire"
Net "Net_19224" overuses wire "AGR[5]"
Net "Net_12529" overuses wire "AGR[1]"
Net "Net_12529" overuses wire "AGL2AGR[1] Sw__0b"
Net "Net_12529" overuses wire "AGL[1]"
Net "AmuxEye::AMuxHw_1" overuses wire "sc1 out Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "sc1 out Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[5]"
Net "Net_17556" overuses wire "AGL[2]"
Net "Net_18375" overuses wire "comp3- Wire"
Net "Net_12529" overuses wire "comp3- Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[2]"
Net "AmuxEye::AMuxHw_1" overuses wire "amuxbusR"
Net "AmuxEye::Therm_Mux" overuses wire "amuxbusR"
Net "Net_18375" overuses wire "sc1 out Wire"
Net "Net_19336" overuses wire "comp1- Wire"
Net "Net_19224" overuses wire "AGR[5]"
Net "Net_12529" overuses wire "comp1- Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "sc1 out Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[5]"
Net "CT1sig" overuses wire "AGR[4]"
Net "CT1sig" overuses wire "AGR[4]"
Net "Net_18375" overuses wire "AGR[7]"
Net "Net_18375" overuses wire "AGR[7]"
Net "Net_18375" overuses wire "AGR[7]"
Net "Net_19336" overuses wire "abusL3"
Net "Net_19224" overuses wire "AGR[7]"
Net "Net_19224" overuses wire "GPIO P3[5] Mux__4b"
Net "Net_19224" overuses wire "GPIO P3[5] Mux__5b"
Net "Net_12529" overuses wire "abusL3"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[4]"
Net "Net_19336" overuses wire "GPIO P0[4] Mux__7b"
Net "Net_19336" overuses wire "GPIO P0[4] Mux__6b"
Net "Net_19224" overuses wire "SAR vplus wire R"
Net "AmuxEye::AMuxHw_1" overuses wire "SAR vplus wire R"
Net "AmuxEye::AMuxHw_1" overuses wire "SAR vplus wire R"
Net "CT1sig" overuses wire "comp1+ Wire"
Net "Net_19224" overuses wire "comp1+ Wire"
Net "CT1sig" overuses wire "sc1 Vin Wire"
Net "Net_19224" overuses wire "sc1 Vin Wire"
Net "CT1sig" overuses wire "comp3+ Wire"
Net "Net_19224" overuses wire "comp3+ Wire"
Net "Net_19224" overuses wire "GPIO P3[5] Mux__4b"
Net "Net_19224" overuses wire "GPIO P3[5] Mux__5b"
Net "Net_19224" overuses wire "SAR vplus wire R"
Net "AmuxEye::AMuxHw_1" overuses wire "SAR vplus wire R"
Net "AmuxEye::AMuxHw_1" overuses wire "SAR vplus wire R"
Net "\ADC_therm:Net_244\" overuses wire "Vssa Wire"
Net "Net_18375" overuses wire "SAR vplus wire L"
Net "AmuxEye::AMuxHw_1" overuses wire "Vssa Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "SAR vplus wire L"
Net "AmuxEye::AMuxHw_1" overuses wire "SAR vplus wire L"
Net "AmuxEye::AMuxHw_1" overuses wire "amuxbusR"
Net "AmuxEye::Therm_Mux" overuses wire "amuxbusR"
Net "Net_18375" overuses wire "AGL[7]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[7]"
Net "AmuxEye::AMuxHw_2" overuses wire "AGL[6]"
Net "AmuxEye::Therm_Mux" overuses wire "AGL[6]"
Net "Net_17559" overuses wire "AGL[3]"
Net "Net_18375" overuses wire "AGL[3]"
Net "AmuxEye::AMuxHw_2" overuses wire "AGL[6]"
Net "AmuxEye::Therm_Mux" overuses wire "AGL[6]"
Net "Net_18375" overuses wire "AGL[7]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGL[7]"
Net "AmuxEye::AMuxHw_2" overuses wire "AGL[6]"
Net "AmuxEye::Therm_Mux" overuses wire "AGL[6]"
Net "CT1sig" overuses wire "AGL[1]"
Net "Net_18375" overuses wire "AGL[1]"
Net "AmuxEye::AMuxHw_1" overuses wire "GPIO P0[5] Mux__1b"
Net "AmuxEye::AMuxHw_1" overuses wire "GPIO P0[5] Mux__0b"
Net "AmuxEye::AMuxHw_1" overuses wire "GPXT P15[0] Sw__1b"
Net "AmuxEye::AMuxHw_1" overuses wire "GPXT P15[0] Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "amuxbusR"
Net "AmuxNose::AMuxHw_1" overuses wire "GPXT P15[0] Sw__1b"
Net "AmuxNose::AMuxHw_1" overuses wire "GPXT P15[0] Wire"
Net "AmuxEye::Therm_Mux" overuses wire "amuxbusR"
Net "Net_19224" overuses wire "AGR[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "SIO Ref[0] Sw__0b"
Net "AmuxEye::AMuxHw_1" overuses wire "SIO Ref[0] Sw__1b"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[5]"
Net "Net_19224" overuses wire "AGR[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[5]"
Net "Net_19224" overuses wire "AGR[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[4]"
Net "Net_19336" overuses wire "abusR2"
Net "Net_19224" overuses wire "abusR2"
Net "Net_19336" overuses wire "comp0- Wire"
Net "Net_19336" overuses wire "CMP0 Vref Mux alt__0b"
Net "Net_19336" overuses wire "cmp1_vref"
Net "Net_19336" overuses wire "comp0- Wire"
Net "Net_19336" overuses wire "AGL[0]"
Net "Net_12529" overuses wire "comp0- Wire"
Net "Net_12529" overuses wire "comp0- Wire"
Net "Net_12529" overuses wire "CMP0 Vref Mux alt__0b"
Net "Net_12529" overuses wire "cmp1_vref"
Net "AmuxEye::AMuxHw_2" overuses wire "AGL[0]"
Net "Net_19336" overuses wire "comp2- Wire"
Net "Net_12529" overuses wire "comp2- Wire"
Net "Net_19336" overuses wire "comp2- Wire"
Net "Net_12529" overuses wire "comp2- Wire"
Net "Net_19336" overuses wire "abusR2"
Net "Net_19224" overuses wire "abusR2"
Net "CT1sig" overuses wire "comp1+ Wire"
Net "Net_19224" overuses wire "comp1+ Wire"
Net "CT1sig" overuses wire "comp3+ Wire"
Net "Net_19224" overuses wire "comp3+ Wire"
Net "CT1sig" overuses wire "sc1 Vin Wire"
Net "CT1sig" overuses wire "SIO Ref[3] Sw__0b"
Net "CT1sig" overuses wire "SIO Ref[3] Sw__1b"
Net "Net_19224" overuses wire "sc1 Vin Wire"
Net "Net_19224" overuses wire "GPIO P3[5] Mux__4b"
Net "Net_19224" overuses wire "GPIO P3[5] Mux__5b"
Net "CT1sig" overuses wire "comp3+ Wire"
Net "Net_19224" overuses wire "comp3+ Wire"
Net "CT1sig" overuses wire "v1 Wire"
Net "CT1sig" overuses wire "comp1+ Wire"
Net "Net_19224" overuses wire "comp1+ Wire"
Net "Net_12529" overuses wire "v1 Wire"
Net "Net_19224" overuses wire "SAR vplus wire R"
Net "AmuxEye::AMuxHw_1" overuses wire "SAR vplus wire R"
Net "AmuxEye::AMuxHw_1" overuses wire "SAR vplus wire R"
Net "CT1sig" overuses wire "sc1 Vin Wire"
Net "CT1sig" overuses wire "sc1 Vin Wire"
Net "Net_19224" overuses wire "sc1 Vin Wire"
Net "\ADC:Net_126\" overuses wire "SAR vminus wire R"
Net "Net_19224" overuses wire "SAR vminus wire R"
Net "Net_19224" overuses wire "AGR[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[4]"
Net "Net_19224" overuses wire "GPIO P3[5] Mux__4b"
Net "Net_19224" overuses wire "GPIO P3[5] Mux__5b"
Net "Net_19336" overuses wire "abusR2"
Net "Net_19224" overuses wire "abusR2"
Net "Net_19224" overuses wire "AGR[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[5]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[5]"
Net "CT1sig" overuses wire "comp1+ Wire"
Net "Net_19224" overuses wire "comp1+ Wire"
Net "Net_18375" overuses wire "GPIO P3[3] Mux__6b"
Net "Net_18375" overuses wire "abuf3+ Wire"
Net "Net_19224" overuses wire "abuf3+ Wire"
Net "Net_19224" overuses wire "GPIO P3[3] Mux__5b"
Net "Net_19224" overuses wire "SAR vplus wire R"
Net "AmuxEye::AMuxHw_1" overuses wire "SAR vplus wire R"
Net "AmuxEye::AMuxHw_1" overuses wire "SAR vplus wire R"
Net "Net_19224" overuses wire "amuxbusR"
Net "AmuxEye::Therm_Mux" overuses wire "amuxbusR"
Net "CT1sig" overuses wire "sc1 Vin Wire"
Net "CT1sig" overuses wire "sc1 Vin Wire"
Net "Net_19224" overuses wire "sc1 Vin Wire"
Net "CT1sig" overuses wire "comp3+ Wire"
Net "Net_19224" overuses wire "comp3+ Wire"
Net "CT1sig" overuses wire "SIO Ref[3] Sw__0b"
Net "CT1sig" overuses wire "SIO Ref[3] Sw__1b"
Net "Net_19224" overuses wire "AGR[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[4]"
Net "Net_19224" overuses wire "GPIO P3[5] Mux__4b"
Net "Net_19224" overuses wire "GPIO P3[5] Mux__5b"
Net "Net_19224" overuses wire "AGR[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[4]"
Net "Net_19224" overuses wire "SAR vplus wire R"
Net "AmuxEye::AMuxHw_1" overuses wire "SAR vplus wire R"
Net "AmuxEye::AMuxHw_1" overuses wire "SIO Ref[1] Sw__1b"
Net "AmuxEye::AMuxHw_1" overuses wire "SIO Ref[1] Sw__0b"
Net "Net_16140" overuses wire "amuxbusL"
Net "Net_19224" overuses wire "AGR[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "AGR[4]"
Net "AmuxEye::AMuxHw_1" overuses wire "GPIO P0[0] Sw__1b"
Net "AmuxEye::AMuxHw_1" overuses wire "GPIO P0[0] Wire"
Net "AmuxEye::AMuxHw_1" overuses wire "amuxbusL"
Net "AmuxNose::AMuxHw_1" overuses wire "GPIO P0[0] Sw__1b"
Net "AmuxNose::AMuxHw_1" overuses wire "GPIO P0[0] Wire"
Net "Net_18669" overuses wire "GPIO P3[7] Wire"
Net "Net_19224" overuses wire "GPIO P3[7] Wire"
Net "AmuxEye::AMuxHw_2" overuses wire "AGL[6]"
Net "AmuxEye::Therm_Mux" overuses wire "AGL[6]"
Analog Routing phase: Elapsed time ==> 0s.471ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Warning: apr.M0042: Bonded pin(s) "P3[2]" are not used in your current design but have been connected in order to route the design. (App=cydsfit)
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1652 {
    sar_1_vplus
  }
  Net: Net_13948 {
    p3_3
  }
  Net: Net_13949 {
    p0_0
  }
  Net: Net_13950 {
    p0_5
  }
  Net: Net_15063 {
    p3_1
  }
  Net: Net_19349 {
    p0_1
    opamp_0_vminus_x_p0_1
    opamp_0_vminus
  }
  Net: Net_19352 {
    p15_4
  }
  Net: Net_16140 {
    vidac_2_iout
    agl5_x_vidac_2_iout
    agl5
    agl5_x_dsm_0_vplus
    dsm_0_vplus
  }
  Net: Net_12182 {
    p3_6
  }
  Net: Net_12144 {
    p0_7
  }
  Net: \ADC_therm:Net_244\ {
    common_vssa
  }
  Net: \ADC_therm:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_therm:Net_35\ {
  }
  Net: CT1sig {
    sc_1_vin
    agr1_x_sc_1_vin
    agr1
    agl1_x_agr1
    agl1
    agl1_x_p2_5
    p2_5
    agr1_x_comp_1_vplus
    comp_1_vplus
    agr1_x_comp_3_vplus
    comp_3_vplus
  }
  Net: Net_18669 {
    p3_7
  }
  Net: Net_17559 {
    comp_0_vplus
    agl3_x_comp_0_vplus
    agl3
    agl3_x_p2_7
    p2_7
  }
  Net: Net_17556 {
    comp_2_vplus
    agl2_x_comp_2_vplus
    agl2
    agl2_x_p2_6
    p2_6
  }
  Net: \ADC:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC:Net_235\ {
    sar_0_vref
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: Net_18375 {
    sc_1_vout
    abusr1_x_sc_1_vout
    abusr1
    abusr1_x_opamp_3_vplus
    opamp_3_vplus
    sc_0_vin_x_sc_1_vout
    sc_0_vin
    abusl0_x_sc_0_vin
    abusl0
    abusl0_x_sar_0_vplus
    sar_0_vplus
    agr3_x_sc_1_vout
    agr3
    agr3_x_comp_3_vminus
    comp_3_vminus
  }
  Net: \ADC_peak:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_peak:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC_therm:Net_249\ {
  }
  Net: \ADC_therm:Net_257\ {
  }
  Net: \ADC_therm:Net_109\ {
  }
  Net: \ADC_therm:Net_34\ {
  }
  Net: Net_19336 {
    opamp_0_vplus
    abusl2_x_opamp_0_vplus
    abusl2
    abusl2_x_abusr2
    abusr2
    abusr2_x_comp_1_vminus
    comp_1_vminus
    abusl2_x_sc_2_vin
    sc_2_vin
    abusl1_x_sc_2_vin
    abusl1
    abusl1_x_vidac_0_vout
    vidac_0_vout
  }
  Net: \CT1_dac:Net_77\ {
  }
  Net: Net_19224 {
    opamp_3_vminus
    opamp_3_vminus_x_p3_2
    p3_2
    amuxbusr_x_p3_2
    amuxbusr
    amuxbusr_x_vidac_3_vout
    vidac_3_vout
  }
  Net: \FB_THRSH_DAC:Net_77\ {
  }
  Net: \IDAC_therm:Net_124\ {
  }
  Net: \Sample_Hold_1:Net_104\ {
  }
  Net: Net_12529 {
    vidac_1_vout
    abusr3_x_vidac_1_vout
    abusr3
    abusl3_x_abusr3
    abusl3
    abusl3_x_comp_2_vminus
    comp_2_vminus
    comp_2_vminus_x_comp_vref_vdda_0256
    comp_vref_vdda_0256
    comp_0_vminus_x_comp_vref_vdda_0256
    comp_0_vminus
  }
  Net: \ZCDref:Net_77\ {
  }
  Net: AmuxNet::AMuxHw_1 {
    sar_1_vplus
    agr7_x_sar_1_vplus
    agr7
    agl7_x_agr7
    agl7
    agl7_x_p4_3
    p4_3
    amuxbusl_x_p4_3
    amuxbusl
    amuxbusl_x_p0_5
    agr5_x_sar_1_vplus
    agr5
    agr5_x_p3_1
    amuxbusl_x_p0_0
    agr7_x_p3_3
    p0_5
    p3_1
    p0_0
    p3_3
  }
  Net: AmuxNet::AMuxHw_2 {
    opamp_0_vminus
    agl4_x_opamp_0_vminus
    agl4
    agl4_x_sc_0_vref
    sc_0_vref
    agl0_x_sc_0_vref
    agl0
    agl0_x_p15_4
    p15_4
  }
  Net: AmuxNet::Therm_Mux {
    dsm_0_vplus
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_agr6
    agr6
    agr6_x_p3_6
    vidac_2_iout
    p0_7_x_vidac_2_iout
    dsm_0_vplus_x_dsm_0_vplus_vssa
    p3_6
    p0_7
    dsm_0_vplus_vssa
  }
  Net: AmuxNet::\ADC_therm:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
  }
}
Map of item to net {
  p0_1                                             -> Net_19349
  opamp_0_vminus_x_p0_1                            -> Net_19349
  opamp_0_vminus                                   -> Net_19349
  vidac_2_iout                                     -> Net_16140
  agl5_x_vidac_2_iout                              -> Net_16140
  agl5                                             -> Net_16140
  agl5_x_dsm_0_vplus                               -> Net_16140
  dsm_0_vplus                                      -> Net_16140
  common_vssa                                      -> \ADC_therm:Net_244\
  sc_1_vin                                         -> CT1sig
  agr1_x_sc_1_vin                                  -> CT1sig
  agr1                                             -> CT1sig
  agl1_x_agr1                                      -> CT1sig
  agl1                                             -> CT1sig
  agl1_x_p2_5                                      -> CT1sig
  p2_5                                             -> CT1sig
  agr1_x_comp_1_vplus                              -> CT1sig
  comp_1_vplus                                     -> CT1sig
  agr1_x_comp_3_vplus                              -> CT1sig
  comp_3_vplus                                     -> CT1sig
  p3_7                                             -> Net_18669
  comp_0_vplus                                     -> Net_17559
  agl3_x_comp_0_vplus                              -> Net_17559
  agl3                                             -> Net_17559
  agl3_x_p2_7                                      -> Net_17559
  p2_7                                             -> Net_17559
  comp_2_vplus                                     -> Net_17556
  agl2_x_comp_2_vplus                              -> Net_17556
  agl2                                             -> Net_17556
  agl2_x_p2_6                                      -> Net_17556
  p2_6                                             -> Net_17556
  sar_1_vrefhi                                     -> \ADC:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC:Net_126\
  sar_1_vminus                                     -> \ADC:Net_126\
  p0_2                                             -> \ADC:Net_210\
  p0_2_exvref                                      -> \ADC:Net_210\
  sar_0_vref                                       -> \ADC:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC:Net_235\
  common_sar_vref_vdda/2                           -> \ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC:Net_235\
  sar_1_vref                                       -> \ADC:Net_235\
  sc_1_vout                                        -> Net_18375
  abusr1_x_sc_1_vout                               -> Net_18375
  abusr1                                           -> Net_18375
  abusr1_x_opamp_3_vplus                           -> Net_18375
  opamp_3_vplus                                    -> Net_18375
  sc_0_vin_x_sc_1_vout                             -> Net_18375
  sc_0_vin                                         -> Net_18375
  abusl0_x_sc_0_vin                                -> Net_18375
  abusl0                                           -> Net_18375
  abusl0_x_sar_0_vplus                             -> Net_18375
  sar_0_vplus                                      -> Net_18375
  agr3_x_sc_1_vout                                 -> Net_18375
  agr3                                             -> Net_18375
  agr3_x_comp_3_vminus                             -> Net_18375
  comp_3_vminus                                    -> Net_18375
  sar_0_vrefhi                                     -> \ADC_peak:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_peak:Net_126\
  sar_0_vminus                                     -> \ADC_peak:Net_126\
  p0_4                                             -> \ADC_peak:Net_210\
  p0_4_exvref                                      -> \ADC_peak:Net_210\
  opamp_0_vplus                                    -> Net_19336
  abusl2_x_opamp_0_vplus                           -> Net_19336
  abusl2                                           -> Net_19336
  abusl2_x_abusr2                                  -> Net_19336
  abusr2                                           -> Net_19336
  abusr2_x_comp_1_vminus                           -> Net_19336
  comp_1_vminus                                    -> Net_19336
  abusl2_x_sc_2_vin                                -> Net_19336
  sc_2_vin                                         -> Net_19336
  abusl1_x_sc_2_vin                                -> Net_19336
  abusl1                                           -> Net_19336
  abusl1_x_vidac_0_vout                            -> Net_19336
  vidac_0_vout                                     -> Net_19336
  opamp_3_vminus                                   -> Net_19224
  opamp_3_vminus_x_p3_2                            -> Net_19224
  p3_2                                             -> Net_19224
  amuxbusr_x_p3_2                                  -> Net_19224
  amuxbusr                                         -> Net_19224
  amuxbusr_x_vidac_3_vout                          -> Net_19224
  vidac_3_vout                                     -> Net_19224
  vidac_1_vout                                     -> Net_12529
  abusr3_x_vidac_1_vout                            -> Net_12529
  abusr3                                           -> Net_12529
  abusl3_x_abusr3                                  -> Net_12529
  abusl3                                           -> Net_12529
  abusl3_x_comp_2_vminus                           -> Net_12529
  comp_2_vminus                                    -> Net_12529
  comp_2_vminus_x_comp_vref_vdda_0256              -> Net_12529
  comp_vref_vdda_0256                              -> Net_12529
  comp_0_vminus_x_comp_vref_vdda_0256              -> Net_12529
  comp_0_vminus                                    -> Net_12529
  sar_1_vplus                                      -> Net_1652
  p3_3                                             -> Net_13948
  p0_0                                             -> Net_13949
  p0_5                                             -> Net_13950
  p3_1                                             -> Net_15063
  p15_4                                            -> Net_19352
  p3_6                                             -> Net_12182
  p0_7                                             -> Net_12144
  dsm_0_vminus                                     -> \ADC_therm:Net_20\
  agr7_x_sar_1_vplus                               -> AmuxNet::AMuxHw_1
  agr7                                             -> AmuxNet::AMuxHw_1
  agl7_x_agr7                                      -> AmuxNet::AMuxHw_1
  agl7                                             -> AmuxNet::AMuxHw_1
  agl7_x_p4_3                                      -> AmuxNet::AMuxHw_1
  p4_3                                             -> AmuxNet::AMuxHw_1
  amuxbusl_x_p4_3                                  -> AmuxNet::AMuxHw_1
  amuxbusl                                         -> AmuxNet::AMuxHw_1
  amuxbusl_x_p0_5                                  -> AmuxNet::AMuxHw_1
  agr5_x_sar_1_vplus                               -> AmuxNet::AMuxHw_1
  agr5                                             -> AmuxNet::AMuxHw_1
  agr5_x_p3_1                                      -> AmuxNet::AMuxHw_1
  amuxbusl_x_p0_0                                  -> AmuxNet::AMuxHw_1
  agr7_x_p3_3                                      -> AmuxNet::AMuxHw_1
  agl4_x_opamp_0_vminus                            -> AmuxNet::AMuxHw_2
  agl4                                             -> AmuxNet::AMuxHw_2
  agl4_x_sc_0_vref                                 -> AmuxNet::AMuxHw_2
  sc_0_vref                                        -> AmuxNet::AMuxHw_2
  agl0_x_sc_0_vref                                 -> AmuxNet::AMuxHw_2
  agl0                                             -> AmuxNet::AMuxHw_2
  agl0_x_p15_4                                     -> AmuxNet::AMuxHw_2
  agl6_x_dsm_0_vplus                               -> AmuxNet::Therm_Mux
  agl6                                             -> AmuxNet::Therm_Mux
  agl6_x_agr6                                      -> AmuxNet::Therm_Mux
  agr6                                             -> AmuxNet::Therm_Mux
  agr6_x_p3_6                                      -> AmuxNet::Therm_Mux
  p0_7_x_vidac_2_iout                              -> AmuxNet::Therm_Mux
  dsm_0_vplus_x_dsm_0_vplus_vssa                   -> AmuxNet::Therm_Mux
  dsm_0_vplus_vssa                                 -> AmuxNet::Therm_Mux
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_therm:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_therm:AMux\
}
Mux Info {
  Mux: AMuxHw_1 {
     Mouth: Net_1652
     Guts:  AmuxNet::AMuxHw_1
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_13948
      Outer: agr7_x_p3_3
      Inner: __open__
      Path {
        p3_3
        agr7_x_p3_3
        agr7
        agr7_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_13949
      Outer: amuxbusl_x_p0_0
      Inner: __open__
      Path {
        p0_0
        amuxbusl_x_p0_0
        amuxbusl
        amuxbusl_x_p4_3
        p4_3
        agl7_x_p4_3
        agl7
        agl7_x_agr7
        agr7
        agr7_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 2 {
      Net:   Net_13950
      Outer: amuxbusl_x_p0_5
      Inner: __open__
      Path {
        p0_5
        amuxbusl_x_p0_5
        amuxbusl
        amuxbusl_x_p4_3
        p4_3
        agl7_x_p4_3
        agl7
        agl7_x_agr7
        agr7
        agr7_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 3 {
      Net:   Net_15063
      Outer: agr5_x_p3_1
      Inner: agr5_x_sar_1_vplus
      Path {
        p3_1
        agr5_x_p3_1
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
  }
  Mux: AMuxHw_2 {
     Mouth: Net_19349
     Guts:  AmuxNet::AMuxHw_2
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_19352
      Outer: agl0_x_p15_4
      Inner: agl4_x_opamp_0_vminus
      Path {
        p15_4
        agl0_x_p15_4
        agl0
        agl0_x_sc_0_vref
        sc_0_vref
        agl4_x_sc_0_vref
        agl4
        agl4_x_opamp_0_vminus
        opamp_0_vminus
      }
    }
  }
  Mux: Therm_Mux {
     Mouth: Net_16140
     Guts:  AmuxNet::Therm_Mux
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_12182
      Outer: agr6_x_p3_6
      Inner: agl6_x_dsm_0_vplus
      Path {
        p3_6
        agr6_x_p3_6
        agr6
        agl6_x_agr6
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_12144
      Outer: p0_7_x_vidac_2_iout
      Inner: __open__
      Path {
        p0_7
        p0_7_x_vidac_2_iout
        vidac_2_iout
      }
    }
    Arm: 2 {
      Net:   \ADC_therm:Net_244\
      Outer: dsm_0_vplus_x_dsm_0_vplus_vssa
      Inner: __open__
      Path {
        dsm_0_vplus_vssa
        dsm_0_vplus_x_dsm_0_vplus_vssa
        dsm_0_vplus
      }
    }
  }
  Mux: \ADC_therm:AMux\ {
     Mouth: \ADC_therm:Net_20\
     Guts:  AmuxNet::\ADC_therm:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_therm:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_therm:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.175ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.96
                   Pterms :            3.77
               Macrocells :            2.60
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.368ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.38 :       5.21
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=cydff_25, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ST)
        Main Equation            : 1 pterm
        (
              !cydff_23
        );
        Output = cydff_25 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_16500, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_12930 * Net_12965 * !pwm_reset * !cydff_10
            + !Net_12930 * Net_12965 * !pwm_reset * cydff_25
        );
        Output = Net_16500 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_21, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_19
        );
        Output = cydff_21 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\OnTimeCounter:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \OnTimeCounter:TimerUDB:control_7\ ,
        cs_addr_0 => \OnTimeCounter:TimerUDB:per_zero\ ,
        z0_comb => \OnTimeCounter:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \OnTimeCounter:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \OnTimeCounter:TimerUDB:status_2\ ,
        chain_in => \OnTimeCounter:TimerUDB:sT24:timerdp:carry1\ ,
        clk_en => Net_16573__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_16573__SYNC_OUT)
    Previous in chain : \OnTimeCounter:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\OnTimeCounter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \OnTimeCounter:TimerUDB:control_7\ ,
        control_6 => \OnTimeCounter:TimerUDB:control_6\ ,
        control_5 => \OnTimeCounter:TimerUDB:control_5\ ,
        control_4 => \OnTimeCounter:TimerUDB:control_4\ ,
        control_3 => \OnTimeCounter:TimerUDB:control_3\ ,
        control_2 => \OnTimeCounter:TimerUDB:control_2\ ,
        control_1 => \OnTimeCounter:TimerUDB:control_1\ ,
        control_0 => \OnTimeCounter:TimerUDB:control_0\ ,
        clk_en => Net_16573__SYNC_OUT_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_16573__SYNC_OUT_1)

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\OnTimeCounter:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OnTimeCounter:TimerUDB:control_7\ * 
              \OnTimeCounter:TimerUDB:per_zero\
        );
        Output = \OnTimeCounter:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_13720, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13728 * !\Comp_1:Net_1\
        );
        Output = Net_13720 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_19, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = (pwm_reset)
            Clock Enable: PosEdge(Net_18966)
        Main Equation            : 1 pterm
        (
              !FB_STABLE
        );
        Output = cydff_19 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_16497, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_4423 * Net_12965 * !pwm_reset * !cydff_10
            + Net_4423 * Net_12965 * !pwm_reset * !cydff_25
        );
        Output = Net_16497 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\OnTimeCounter:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \OnTimeCounter:TimerUDB:control_7\ ,
        cs_addr_0 => \OnTimeCounter:TimerUDB:per_zero\ ,
        chain_in => \OnTimeCounter:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \OnTimeCounter:TimerUDB:sT24:timerdp:carry1\ ,
        clk_en => Net_16573__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_16573__SYNC_OUT)
    Previous in chain : \OnTimeCounter:TimerUDB:sT24:timerdp:u0\
    Next in chain : \OnTimeCounter:TimerUDB:sT24:timerdp:u2\

statusicell: Name =\OnTimeCounter:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \OnTimeCounter:TimerUDB:status_3\ ,
        status_2 => \OnTimeCounter:TimerUDB:status_2\ ,
        status_0 => \OnTimeCounter:TimerUDB:status_tc\ ,
        clk_en => Net_16573__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_16573__SYNC_OUT)

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_13204, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_13158)
            Reset  = (pwm_reset)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_13204 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_17, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_13158)
            Reset  = (pwm_reset)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13204
        );
        Output = cydff_17 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_11931, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ST
            + PWMB_trig * Tselect * cydff_17
        );
        Output = Net_11931 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_13009, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ST
            + PWMB_trig * !Tselect * cydff_17
        );
        Output = Net_13009 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=Net_4423, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (pwm_reset)
            Clock Enable: PosEdge(Net_13009)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_4423 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\interrupterTimebase:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \interrupterTimebase:CounterUDB:count_enable\ ,
        cs_addr_0 => \interrupterTimebase:CounterUDB:prevCompare\ ,
        chain_in => \interrupterTimebase:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \interrupterTimebase:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \interrupterTimebase:CounterUDB:sC32:counterdp:u0\
    Next in chain : \interrupterTimebase:CounterUDB:sC32:counterdp:u2\

controlcell: Name =\QCW_enable:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \QCW_enable:control_7\ ,
        control_6 => \QCW_enable:control_6\ ,
        control_5 => \QCW_enable:control_5\ ,
        control_4 => \QCW_enable:control_4\ ,
        control_3 => \QCW_enable:control_3\ ,
        control_2 => \QCW_enable:control_2\ ,
        control_1 => \QCW_enable:control_1\ ,
        control_0 => QCW_enable_sig );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\Sync_3:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_PWMCLK ,
        in => Net_16500 ,
        out => Net_16501 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_2:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_PWMCLK ,
        in => Net_16497 ,
        out => Net_16498 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_7037, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \interrupter1:PWMUDB:runmode_enable\ * 
              \interrupter1:PWMUDB:tc_i\
        );
        Output = Net_7037 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_13728, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              int1 * Net_18729 * Net_18725 * !Net_17282
            + Net_18729 * Net_18725 * QCW_enable_sig * !Net_17282
            + !Net_17282 * Net_13728
        );
        Output = Net_13728 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\interrupterTimebase:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \interrupterTimebase:CounterUDB:count_enable\ ,
        cs_addr_0 => \interrupterTimebase:CounterUDB:prevCompare\ ,
        chain_in => \interrupterTimebase:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \interrupterTimebase:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \interrupterTimebase:CounterUDB:sC32:counterdp:u1\
    Next in chain : \interrupterTimebase:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=int1, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \interrupter1:PWMUDB:runmode_enable\ * 
              !\interrupter1:PWMUDB:cmp1_eq\ * 
              !\interrupter1:PWMUDB:cmp1_less\
        );
        Output = int1 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=int1_reset, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              cydff_11
            + Net_7037 * Net_6996
            + Net_16095 * !Net_16103 * Net_16104
            + Net_16095 * Net_16103 * !Net_16104
        );
        Output = int1_reset (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=pwm_reset, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !interrupter * int1 * Net_18729 * Net_18725
            + !interrupter * Net_18729 * Net_18725 * QCW_enable_sig
        );
        Output = pwm_reset (fanout=23)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=cydff_7, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              int1 * Net_18729 * Net_18725
            + Net_18729 * Net_18725 * QCW_enable_sig
        );
        Output = cydff_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=interrupter, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_7
        );
        Output = interrupter (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_11, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Preset = (Net_16264)
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = cydff_11 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\interrupter1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => ClockBlock_INTCLK ,
        cs_addr_2 => \interrupter1:PWMUDB:tc_i\ ,
        cs_addr_1 => \interrupter1:PWMUDB:runmode_enable\ ,
        cs_addr_0 => int1_reset ,
        ce0_comb => \interrupter1:PWMUDB:cmp1_eq\ ,
        cl0_comb => \interrupter1:PWMUDB:cmp1_less\ ,
        z0_comb => \interrupter1:PWMUDB:tc_i\ ,
        cl1_comb => \interrupter1:PWMUDB:cmp2_less\ ,
        chain_in => \interrupter1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \interrupter1:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\interrupter1_control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \interrupter1_control:control_7\ ,
        control_6 => \interrupter1_control:control_6\ ,
        control_5 => \interrupter1_control:control_5\ ,
        control_4 => \interrupter1_control:control_4\ ,
        control_3 => Net_16103 ,
        control_2 => Net_16095 ,
        control_1 => Net_6996 ,
        control_0 => Net_16264 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_12220, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              int1 * !QCW_enable_sig
        );
        Output = Net_12220 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_18735, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !int1 * !QCW_enable_sig
        );
        Output = Net_18735 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_18729, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (Net_18750)
            Clock Enable: PosEdge(Net_18735)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_18729 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_18750, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              interrupter * !FB_STABLE * kill_no_fb * 
              \ZCD_counter:CounterUDB:underflow_reg_i\
        );
        Output = Net_18750 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=no_fb, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              interrupter * !FB_STABLE * 
              \ZCD_counter:CounterUDB:underflow_reg_i\
        );
        Output = no_fb (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=NOT_interrupter, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !interrupter
        );
        Output = NOT_interrupter (fanout=2)
        Properties               : 
        {
        }
}

statuscell: Name =\no_fb_reg:sts:sts_reg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_0 => no_fb );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\system_fault:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \system_fault:control_7\ ,
        control_6 => \system_fault:control_6\ ,
        control_5 => \system_fault:control_5\ ,
        control_4 => \system_fault:control_4\ ,
        control_3 => \system_fault:control_3\ ,
        control_2 => \system_fault:control_2\ ,
        control_1 => kill_no_fb ,
        control_0 => Net_18725 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_16488, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_4423 * Net_12965 * !pwm_reset * !cydff_10
            + !Net_4423 * Net_12965 * !pwm_reset * !cydff_25
        );
        Output = Net_16488 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_16503, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_12930 * Net_12965 * !pwm_reset * !cydff_10
            + Net_12930 * Net_12965 * !pwm_reset * cydff_25
        );
        Output = Net_16503 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =Net_16573__SYNC
    PORT MAP (
        in => Net_16573 ,
        out => Net_16573__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Net_16573__SYNC_1
    PORT MAP (
        in => Net_16573 ,
        out => Net_16573__SYNC_OUT_1 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_11581, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ST * FB_STABLE * QCW_enable_sig
            + pwm_reset
        );
        Output = Net_11581 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_18966, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              PWMB_trig * Net_18873
            + FB_STABLE * !cy_srff_1 * Net_12256
            + FB_STABLE * cy_srff_1 * !Net_12256
        );
        Output = Net_18966 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_16894, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_19634)
            Reset  = (pwm_reset)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_16894 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\OnTimeCounter:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \OnTimeCounter:TimerUDB:control_7\ ,
        cs_addr_0 => \OnTimeCounter:TimerUDB:per_zero\ ,
        chain_out => \OnTimeCounter:TimerUDB:sT24:timerdp:carry0\ ,
        clk_en => Net_16573__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_16573__SYNC_OUT)
    Next in chain : \OnTimeCounter:TimerUDB:sT24:timerdp:u1\

synccell: Name =\Sync_4:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_PWMCLK ,
        in => Net_16503 ,
        out => Net_16504 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_PWMCLK ,
        in => Net_16488 ,
        out => Net_16490 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\interrupterTimebase:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\interrupterTimebase:CounterUDB:cmp_less\
        );
        Output = \interrupterTimebase:CounterUDB:prevCompare\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_13576, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              pwm_reset
            + PWMB_trig * Net_18873
            + FB_STABLE * !cy_srff_1 * Net_12256
            + FB_STABLE * cy_srff_1 * !Net_12256
        );
        Output = Net_13576 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\interrupterTimebase:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \interrupterTimebase:CounterUDB:control_7\ * 
              !\interrupterTimebase:CounterUDB:count_stored_i\ * 
              ClockBlock_PWMCLK_local
        );
        Output = \interrupterTimebase:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\interrupterTimebase:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              ClockBlock_PWMCLK_local
        );
        Output = \interrupterTimebase:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_12930, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (pwm_reset)
            Clock Enable: PosEdge(Net_11931)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_12930 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\interrupterTimebase:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\interrupterTimebase:CounterUDB:cmp_less\ * 
              !\interrupterTimebase:CounterUDB:prevCompare\
        );
        Output = \interrupterTimebase:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\interrupterTimebase:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \interrupterTimebase:CounterUDB:count_enable\ ,
        cs_addr_0 => \interrupterTimebase:CounterUDB:prevCompare\ ,
        chain_out => \interrupterTimebase:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \interrupterTimebase:CounterUDB:sC32:counterdp:u1\

controlcell: Name =\interrupterTimebase:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \interrupterTimebase:CounterUDB:control_7\ ,
        control_6 => \interrupterTimebase:CounterUDB:control_6\ ,
        control_5 => \interrupterTimebase:CounterUDB:control_5\ ,
        control_4 => \interrupterTimebase:CounterUDB:control_4\ ,
        control_3 => \interrupterTimebase:CounterUDB:control_3\ ,
        control_2 => \interrupterTimebase:CounterUDB:control_2\ ,
        control_1 => \interrupterTimebase:CounterUDB:control_1\ ,
        control_0 => \interrupterTimebase:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_12147, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FB_glitch_detect:PWMUDB:runmode_enable\ * 
              !\FB_glitch_detect:PWMUDB:cmp1_eq\ * 
              !\FB_glitch_detect:PWMUDB:cmp1_less\ * 
              \FB_glitch_detect:PWMUDB:cmp2_less\
        );
        Output = Net_12147 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\interrupterTimebase:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \interrupterTimebase:CounterUDB:per_equal\ * 
              !\interrupterTimebase:CounterUDB:overflow_reg_i\
        );
        Output = \interrupterTimebase:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cydff_24, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cy_srff_1
        );
        Output = cydff_24 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ZCD_counter:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !pwm_reset * \ZCD_counter:CounterUDB:disable_run_i\
            + !pwm_reset * \ZCD_counter:CounterUDB:status_1\ * 
              !\ZCD_counter:CounterUDB:underflow_reg_i\
        );
        Output = \ZCD_counter:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_13092, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = !(FB_STABLE)
            Clock Enable: PosEdge(ZCD_pulse)
        Main Equation            : 1 pterm
        (
              Net_13073
        );
        Output = Net_13092 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_13073, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = !(FB_STABLE)
            Clock Enable: PosEdge(ZCD_pulse)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_13073 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FB_glitch_detect:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FB_glitch_detect:PWMUDB:runmode_enable\ * 
              \FB_glitch_detect:PWMUDB:tc_i\
        );
        Output = \FB_glitch_detect:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\interrupterTimebase:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \interrupterTimebase:CounterUDB:count_enable\ ,
        cs_addr_0 => \interrupterTimebase:CounterUDB:prevCompare\ ,
        ce0_comb => \interrupterTimebase:CounterUDB:per_equal\ ,
        z0_comb => \interrupterTimebase:CounterUDB:status_1\ ,
        cl1_comb => \interrupterTimebase:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \interrupterTimebase:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \interrupterTimebase:CounterUDB:status_5\ ,
        chain_in => \interrupterTimebase:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \interrupterTimebase:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\interrupterTimebase:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \interrupterTimebase:CounterUDB:status_6\ ,
        status_5 => \interrupterTimebase:CounterUDB:status_5\ ,
        status_2 => \interrupterTimebase:CounterUDB:status_2\ ,
        status_1 => \interrupterTimebase:CounterUDB:status_1\ ,
        status_0 => \interrupterTimebase:CounterUDB:status_0\ ,
        interrupt => Net_19152 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\interrupter1:PWMUDB:trig_disable\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Reset  = (int1_reset)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \interrupter1:PWMUDB:control_7\ * 
              \interrupter1:PWMUDB:runmode_enable\ * 
              \interrupter1:PWMUDB:tc_i\ * 
              !\interrupter1:PWMUDB:trig_disable\
        );
        Output = \interrupter1:PWMUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\interrupter1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Reset  = (int1_reset)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \interrupter1:PWMUDB:control_7\ * 
              !\interrupter1:PWMUDB:runmode_enable\ * 
              !\interrupter1:PWMUDB:trig_disable\
            + \interrupter1:PWMUDB:control_7\ * 
              \interrupter1:PWMUDB:runmode_enable\ * 
              !\interrupter1:PWMUDB:tc_i\
        );
        Output = \interrupter1:PWMUDB:runmode_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\ZCD_counter:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ZCD_counter:CounterUDB:status_1\
        );
        Output = \ZCD_counter:CounterUDB:underflow_reg_i\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\interrupter1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_INTCLK ,
        cs_addr_2 => \interrupter1:PWMUDB:tc_i\ ,
        cs_addr_1 => \interrupter1:PWMUDB:runmode_enable\ ,
        cs_addr_0 => int1_reset ,
        chain_out => \interrupter1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \interrupter1:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\FB_glitch_detect:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_12206 ,
        clock => ClockBlock_PWMCLK ,
        status_3 => \FB_glitch_detect:PWMUDB:status_3\ ,
        status_2 => \FB_glitch_detect:PWMUDB:status_2\ ,
        status_1 => \FB_glitch_detect:PWMUDB:status_1\ ,
        status_0 => \FB_glitch_detect:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_12206, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !pwm_reset * FB_STABLE * !cy_srff_1 * !Net_12256
            + !pwm_reset * FB_STABLE * cy_srff_1 * Net_12256
        );
        Output = Net_12206 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FB_glitch_detect:PWMUDB:trig_disable\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Reset  = (Net_12206)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FB_glitch_detect:PWMUDB:control_7\ * 
              \FB_glitch_detect:PWMUDB:runmode_enable\ * 
              \FB_glitch_detect:PWMUDB:tc_i\ * 
              !\FB_glitch_detect:PWMUDB:trig_disable\
        );
        Output = \FB_glitch_detect:PWMUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FB_glitch_detect:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Reset  = (Net_12206)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FB_glitch_detect:PWMUDB:control_7\ * 
              !\FB_glitch_detect:PWMUDB:runmode_enable\ * 
              !\FB_glitch_detect:PWMUDB:trig_disable\
            + \FB_glitch_detect:PWMUDB:control_7\ * 
              \FB_glitch_detect:PWMUDB:runmode_enable\ * 
              !\FB_glitch_detect:PWMUDB:tc_i\
        );
        Output = \FB_glitch_detect:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FB_glitch_detect:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FB_glitch_detect:PWMUDB:cmp2_less\
        );
        Output = \FB_glitch_detect:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\FB_glitch_detect:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Reset  = (Net_12206)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FB_glitch_detect:PWMUDB:prevCompare2\ * 
              \FB_glitch_detect:PWMUDB:cmp2_less\
        );
        Output = \FB_glitch_detect:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FB_glitch_detect:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FB_glitch_detect:PWMUDB:cmp1_eq\ * 
              !\FB_glitch_detect:PWMUDB:cmp1_less\
        );
        Output = \FB_glitch_detect:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FB_glitch_detect:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Reset  = (Net_12206)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\FB_glitch_detect:PWMUDB:prevCompare1\ * 
              !\FB_glitch_detect:PWMUDB:cmp1_eq\ * 
              !\FB_glitch_detect:PWMUDB:cmp1_less\
        );
        Output = \FB_glitch_detect:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\FB_glitch_detect:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_PWMCLK ,
        cs_addr_2 => \FB_glitch_detect:PWMUDB:tc_i\ ,
        cs_addr_1 => \FB_glitch_detect:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_12206 ,
        ce0_comb => \FB_glitch_detect:PWMUDB:cmp1_eq\ ,
        cl0_comb => \FB_glitch_detect:PWMUDB:cmp1_less\ ,
        z0_comb => \FB_glitch_detect:PWMUDB:tc_i\ ,
        cl1_comb => \FB_glitch_detect:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \FB_glitch_detect:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\FB_glitch_detect:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_PWMCLK ,
        control_7 => \FB_glitch_detect:PWMUDB:control_7\ ,
        control_6 => \FB_glitch_detect:PWMUDB:control_6\ ,
        control_5 => \FB_glitch_detect:PWMUDB:control_5\ ,
        control_4 => \FB_glitch_detect:PWMUDB:control_4\ ,
        control_3 => \FB_glitch_detect:PWMUDB:control_3\ ,
        control_2 => \FB_glitch_detect:PWMUDB:control_2\ ,
        control_1 => \FB_glitch_detect:PWMUDB:control_1\ ,
        control_0 => \FB_glitch_detect:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * !Net_16919 * !Net_820_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * Net_16919 * Net_820_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_29 ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=cydff_10, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ST)
        Main Equation            : 1 pterm
        !(
              !cydff_23 * !cydff_13
        );
        Output = cydff_10 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_12592, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_11879 * !pwm_reset * FB_STABLE
        );
        Output = Net_12592 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\IVO:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \IVO:control_7\ ,
        control_6 => \IVO:control_6\ ,
        control_5 => \IVO:control_5\ ,
        control_4 => \IVO:control_4\ ,
        control_3 => \IVO:control_3\ ,
        control_2 => ivo_led ,
        control_1 => Net_16919 ,
        control_0 => Net_412 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_18873, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_21
        );
        Output = Net_18873 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_29 ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_29 ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_15573 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=fb_nGlitchFilter, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Reset  = (ZCD_pulse)
            Clock Enable: NegEdge(Net_12147)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = fb_nGlitchFilter (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ZCD_counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ZCD_counter:CounterUDB:cmp_less\ * 
              !\ZCD_counter:CounterUDB:prevCompare\
            + \ZCD_counter:CounterUDB:cmp_equal\ * 
              !\ZCD_counter:CounterUDB:prevCompare\
        );
        Output = \ZCD_counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ZCD_counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              PWMB_trig * \ZCD_counter:CounterUDB:control_7\ * 
              !\ZCD_counter:CounterUDB:disable_run_i\ * 
              !\ZCD_counter:CounterUDB:count_stored_i\
        );
        Output = \ZCD_counter:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_19641, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_23
        );
        Output = Net_19641 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ZCD_counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\ZCD_counter:CounterUDB:cmp_less\ * 
              !\ZCD_counter:CounterUDB:cmp_equal\
        );
        Output = \ZCD_counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_12256, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_24
        );
        Output = Net_12256 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_16898, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !ivo_led * Net_16894
            + ivo_led * !Net_16894
        );
        Output = Net_16898 (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_29 ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_15574 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_12965, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = (pwm_reset)
            Clock Enable: NegEdge(Net_12937)
        Main Equation            : 1 pterm
        !(
              !interrupter * !Net_19641
        );
        Output = Net_12965 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ZCD_counter:CounterUDB:underflow_status\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ZCD_counter:CounterUDB:status_1\ * 
              !\ZCD_counter:CounterUDB:underflow_reg_i\
        );
        Output = \ZCD_counter:CounterUDB:underflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_16922, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !interrupter * ivo_led
            + interrupter * !ivo_led
        );
        Output = Net_16922 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_12937, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (pwm_reset)
            Clock Enable: PosEdge(ST)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_12937 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_3, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (pwm_reset)
            Clock Enable: PosEdge(ST)
        Main Equation            : 1 pterm
        (
              !Tselect
        );
        Output = cydff_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Tselect, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Reset  = (pwm_reset)
            Clock Enable: PosEdge(ST)
        Main Equation            : 1 pterm
        (
              cydff_3
        );
        Output = Tselect (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_23, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ST)
        Main Equation            : 1 pterm
        (
              !cydff_23 * cydff_13
        );
        Output = cydff_23 (fanout=4)
        Properties               : 
        {
        }
}

statusicell: Name =\ZCD_counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => pwm_reset ,
        clock => ClockBlock_PWMCLK ,
        status_6 => \ZCD_counter:CounterUDB:status_6\ ,
        status_5 => \ZCD_counter:CounterUDB:status_5\ ,
        status_3 => \ZCD_counter:CounterUDB:underflow_status\ ,
        status_1 => \ZCD_counter:CounterUDB:status_1\ ,
        status_0 => \ZCD_counter:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=nZCDp, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              FB_STABLE * !cy_srff_1 * Net_12256
            + FB_STABLE * cy_srff_1 * !Net_12256
        );
        Output = nZCDp (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_13, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = (Net_19634)
            Clock Enable: PosEdge(Net_19331)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = cydff_13 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_19331, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_12937 * QCW_enable_sig
            + ST * !QCW_enable_sig
        );
        Output = Net_19331 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_13080, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              interrupter * Net_13092 * Net_11879
        );
        Output = Net_13080 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_16816, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \temp_pwm:PWMUDB:runmode_enable\ * \temp_pwm:PWMUDB:cmp1_less\
        );
        Output = Net_16816 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_16573, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              interrupter * !ClockBlock_INTCLK_local
        );
        Output = Net_16573 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\ZCD_counter:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_PWMCLK ,
        cs_addr_1 => \ZCD_counter:CounterUDB:count_enable\ ,
        cs_addr_0 => pwm_reset ,
        z0_comb => \ZCD_counter:CounterUDB:status_1\ ,
        ce1_comb => \ZCD_counter:CounterUDB:cmp_equal\ ,
        cl1_comb => \ZCD_counter:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \ZCD_counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \ZCD_counter:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\interrupter1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_INTCLK ,
        control_7 => \interrupter1:PWMUDB:control_7\ ,
        control_6 => \interrupter1:PWMUDB:control_6\ ,
        control_5 => \interrupter1:PWMUDB:control_5\ ,
        control_4 => \interrupter1:PWMUDB:control_4\ ,
        control_3 => \interrupter1:PWMUDB:control_3\ ,
        control_2 => \interrupter1:PWMUDB:control_2\ ,
        control_1 => \interrupter1:PWMUDB:control_1\ ,
        control_0 => \interrupter1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_13144, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              ST * FB_STABLE * QCW_enable_sig
        );
        Output = Net_13144 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_16919 * Net_820_SYNCOUT
            + Net_16919 * !Net_820_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_16919 * Net_820_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * Net_16919 * !Net_820_SYNCOUT
            + \UART:BUART:rx_count_2\ * \UART:BUART:pollcount_1\
            + \UART:BUART:rx_count_1\ * \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_29) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * !Net_16919 * Net_820_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_16919 * !Net_820_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_16919 * !Net_820_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * Net_16919 * Net_820_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_13196, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_12291 * !PWMB_trig * FB_STABLE * !cy_srff_1 * !Net_12256
            + !Net_12291 * !PWMB_trig * FB_STABLE * cy_srff_1 * Net_12256
            + !Net_12291 * FB_STABLE * !cy_srff_1 * !Net_12256 * !Net_18873
            + !Net_12291 * FB_STABLE * cy_srff_1 * Net_12256 * !Net_18873
        );
        Output = Net_13196 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * !Net_16919 * Net_820_SYNCOUT
            + \UART:BUART:pollcount_0\ * Net_16919 * !Net_820_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

synccell: Name =Rx(0)_SYNC
    PORT MAP (
        in => Net_820 ,
        out => Net_820_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SDA_1(0)_SYNC
    PORT MAP (
        in => \I2C:Net_1109_1\ ,
        out => \I2C:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_16389, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:txn\ * !Net_412
            + \UART:BUART:txn\ * Net_412
        );
        Output = Net_16389 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=FB_STABLE, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !pwm_reset * FB_STABLE
            + !pwm_reset * Net_18696
        );
        Output = FB_STABLE (fanout=18)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\ZCD_counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_PWMCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              PWMB_trig
        );
        Output = \ZCD_counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=ST, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_12291 * !cydff_22
            + PWMB_trig * !cydff_22 * Net_18873
            + FB_STABLE * !cy_srff_1 * Net_12256 * !cydff_22
            + FB_STABLE * cy_srff_1 * !Net_12256 * !cydff_22
        );
        Output = ST (fanout=11)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

synccell: Name =SCL_1(0)_SYNC
    PORT MAP (
        in => \I2C:Net_1109_0\ ,
        out => \I2C:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_13025, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_12291
            + PWMB_trig * Net_18873
            + FB_STABLE * !cy_srff_1 * Net_12256
            + FB_STABLE * cy_srff_1 * !Net_12256
        );
        Output = Net_13025 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_22, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13025
        );
        Output = cydff_22 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cy_srff_1, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              fb_nGlitchFilter * !Net_12574 * Net_18015 * !cy_srff_1
            + fb_nGlitchFilter * Net_12574 * cy_srff_1
        );
        Output = cy_srff_1 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=ZCD_pulse, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              FB_STABLE * !cy_srff_1 * Net_12256
            + FB_STABLE * cy_srff_1 * !Net_12256
        );
        Output = ZCD_pulse (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_0, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_1_Decoder_old_id_1 * !Net_12420_1 * 
              !AMuxHw_1_Decoder_old_id_0 * !Net_12420_0
        );
        Output = AMuxHw_1_Decoder_one_hot_0 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\ZCD_counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_PWMCLK ,
        control_7 => \ZCD_counter:CounterUDB:control_7\ ,
        control_6 => \ZCD_counter:CounterUDB:control_6\ ,
        control_5 => \ZCD_counter:CounterUDB:control_5\ ,
        control_4 => \ZCD_counter:CounterUDB:control_4\ ,
        control_3 => \ZCD_counter:CounterUDB:control_3\ ,
        control_2 => \ZCD_counter:CounterUDB:control_2\ ,
        control_1 => \ZCD_counter:CounterUDB:control_1\ ,
        control_0 => \ZCD_counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_2, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_old_id_1 * Net_12420_1 * 
              !AMuxHw_1_Decoder_old_id_0 * !Net_12420_0
        );
        Output = AMuxHw_1_Decoder_one_hot_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !AMuxHw_1_Decoder_old_id_1 * !Net_12420_1 * 
              AMuxHw_1_Decoder_old_id_0 * Net_12420_0
        );
        Output = AMuxHw_1_Decoder_one_hot_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\interrupterTimebase:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \interrupterTimebase:CounterUDB:per_equal\
        );
        Output = \interrupterTimebase:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=AMuxHw_1_Decoder_one_hot_3, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              AMuxHw_1_Decoder_old_id_1 * Net_12420_1 * 
              AMuxHw_1_Decoder_old_id_0 * Net_12420_0
        );
        Output = AMuxHw_1_Decoder_one_hot_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=AMuxHw_1_Decoder_old_id_0, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12420_0
        );
        Output = AMuxHw_1_Decoder_old_id_0 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=AMuxHw_1_Decoder_old_id_1, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12420_1
        );
        Output = AMuxHw_1_Decoder_old_id_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\temp_pwm:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_INTCLK ,
        cs_addr_2 => \temp_pwm:PWMUDB:tc_i\ ,
        cs_addr_1 => \temp_pwm:PWMUDB:runmode_enable\ ,
        cl0_comb => \temp_pwm:PWMUDB:cmp1_less\ ,
        z0_comb => \temp_pwm:PWMUDB:tc_i\ ,
        cl1_comb => \temp_pwm:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \temp_pwm:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Amux_Ctrl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Amux_Ctrl:control_7\ ,
        control_6 => \Amux_Ctrl:control_6\ ,
        control_5 => \Amux_Ctrl:control_5\ ,
        control_4 => \Amux_Ctrl:control_4\ ,
        control_3 => \Amux_Ctrl:control_3\ ,
        control_2 => \Amux_Ctrl:control_2\ ,
        control_1 => Net_12420_1 ,
        control_0 => Net_12420_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\temp_pwm:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\temp_pwm:PWMUDB:prevCompare2\ * \temp_pwm:PWMUDB:cmp2_less\
        );
        Output = \temp_pwm:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\temp_pwm:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \temp_pwm:PWMUDB:cmp2_less\
        );
        Output = \temp_pwm:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_16817, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \temp_pwm:PWMUDB:runmode_enable\ * \temp_pwm:PWMUDB:cmp2_less\
        );
        Output = Net_16817 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\temp_pwm:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \temp_pwm:PWMUDB:control_7\
        );
        Output = \temp_pwm:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\temp_pwm:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \temp_pwm:PWMUDB:runmode_enable\ * \temp_pwm:PWMUDB:tc_i\
        );
        Output = \temp_pwm:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\temp_pwm:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \temp_pwm:PWMUDB:cmp1_less\
        );
        Output = \temp_pwm:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\temp_pwm:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_INTCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\temp_pwm:PWMUDB:prevCompare1\ * \temp_pwm:PWMUDB:cmp1_less\
        );
        Output = \temp_pwm:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\temp_pwm:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_INTCLK ,
        status_3 => \temp_pwm:PWMUDB:status_3\ ,
        status_2 => \temp_pwm:PWMUDB:status_2\ ,
        status_1 => \temp_pwm:PWMUDB:status_1\ ,
        status_0 => \temp_pwm:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\temp_pwm:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_INTCLK ,
        control_7 => \temp_pwm:PWMUDB:control_7\ ,
        control_6 => \temp_pwm:PWMUDB:control_6\ ,
        control_5 => \temp_pwm:PWMUDB:control_5\ ,
        control_4 => \temp_pwm:PWMUDB:control_4\ ,
        control_3 => \temp_pwm:PWMUDB:control_3\ ,
        control_2 => \temp_pwm:PWMUDB:control_2\ ,
        control_1 => \temp_pwm:PWMUDB:control_1\ ,
        control_0 => \temp_pwm:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ADC_data_ready
        PORT MAP (
            interrupt => Net_14885 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ADC_peak_ready
        PORT MAP (
            interrupt => Net_19521 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_16155 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\ADC_peak:IRQ\
        PORT MAP (
            interrupt => Net_17282 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_15574 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_15573 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =interrupterIRQ
        PORT MAP (
            interrupt => Net_19152 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =isr_midi
        PORT MAP (
            interrupt => Net_14813_local );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =uart_rx
        PORT MAP (
            interrupt => Net_15574 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(13)] 
    interrupt: Name =uart_tx
        PORT MAP (
            interrupt => Net_15573 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_19645 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =ADC_DMA
        PORT MAP (
            dmareq => Net_16155 ,
            termin => zero ,
            termout => Net_14885 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =ADC_DMA_peak
        PORT MAP (
            dmareq => Net_17282 ,
            termin => zero ,
            termout => Net_19521 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =FBC_to_ram_DMA
        PORT MAP (
            dmareq => nZCDp ,
            termin => zero ,
            termout => Net_11879 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =MUX_DMA
        PORT MAP (
            dmareq => Net_16156 ,
            termin => zero ,
            termout => Net_14368 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(4)] 
    drqcell: Name =PSBINIT_DMA
        PORT MAP (
            dmareq => FB_STABLE ,
            termin => zero ,
            termout => Net_13152 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(5)] 
    drqcell: Name =PWMA_init_DMA
        PORT MAP (
            dmareq => pwm_reset ,
            termin => zero ,
            termout => Net_14937 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(6)] 
    drqcell: Name =PWMB_PSB_DMA
        PORT MAP (
            dmareq => Net_13144 ,
            termin => zero ,
            termout => Net_13158 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(7)] 
    drqcell: Name =QCW_CL_DMA
        PORT MAP (
            dmareq => QCW_enable_sig ,
            termin => zero ,
            termout => Net_12231 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(8)] 
    drqcell: Name =filter_to_fram_DMA
        PORT MAP (
            dmareq => Net_11638 ,
            termin => zero ,
            termout => Net_12472 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(9)] 
    drqcell: Name =TR1_CL_DMA
        PORT MAP (
            dmareq => Net_12220 ,
            termin => zero ,
            termout => Net_12235 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(10)] 
    drqcell: Name =fram_to_PWMA_DMA
        PORT MAP (
            dmareq => Net_13196 ,
            termin => zero ,
            termout => Net_13198 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(11)] 
    drqcell: Name =int1_dma
        PORT MAP (
            dmareq => int1_reset ,
            termin => zero ,
            termout => Net_11723 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(12)] 
    drqcell: Name =ram_to_filter_DMA
        PORT MAP (
            dmareq => Net_13080 ,
            termin => zero ,
            termout => Net_12187 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Vbus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vbus(0)__PA ,
        analog_term => Net_13949 ,
        pad => Vbus(0)_PAD ,
        pin_input => AMuxHw_1_Decoder_one_hot_1 );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Dedicated_Output
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Dedicated_Output__PA ,
        analog_term => Net_19349 );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \ADC:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC:Bypass(0)\__PA ,
        analog_term => \ADC:Net_210\ ,
        pad => \ADC:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Relay4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Relay4(0)__PA ,
        pin_input => Net_16817 ,
        pad => Relay4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC_peak:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_peak:Bypass(0)\__PA ,
        analog_term => \ADC_peak:Net_210\ ,
        pad => \ADC_peak:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Ibus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ibus(0)__PA ,
        analog_term => Net_13950 ,
        pad => Ibus(0)_PAD ,
        pin_input => AMuxHw_1_Decoder_one_hot_2 );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Fan(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Fan(0)__PA ,
        pad => Fan(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = therm2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => therm2(0)__PA ,
        analog_term => Net_12144 ,
        pad => therm2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = GD1A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GD1A(0)__PA ,
        pin_input => Net_16490 ,
        pad => GD1A(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = digipot_clk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => digipot_clk(0)__PA ,
        pad => digipot_clk(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = GD1B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GD1B(0)__PA ,
        pin_input => Net_16498 ,
        pad => GD1B(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = GD2A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GD2A(0)__PA ,
        pin_input => Net_16504 ,
        pad => GD2A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = GD2B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GD2B(0)__PA ,
        pin_input => Net_16501 ,
        pad => GD2B(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_int(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_int(0)__PA ,
        pin_input => Net_16922 ,
        pad => LED_int(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_com(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_com(0)__PA ,
        pad => LED_com(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Ext_Interrupter(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ext_Interrupter(0)__PA ,
        fb => Net_16104 ,
        pad => Ext_Interrupter(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_sysfault(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_sysfault(0)__PA ,
        pad => LED_sysfault(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_OCD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_OCD(0)__PA ,
        pin_input => Net_16898 ,
        pad => LED_OCD(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CTout(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CTout(0)__PA ,
        analog_term => CT1sig ,
        pad => CTout(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ZCDB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ZCDB(0)__PA ,
        analog_term => Net_17556 ,
        pad => ZCDB(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ZCDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ZCDA(0)__PA ,
        analog_term => Net_17559 ,
        pad => ZCDA(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        pin_input => Net_16389 ,
        pad => Tx(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Vdriver(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vdriver(0)__PA ,
        analog_term => Net_15063 ,
        pad => Vdriver(0)_PAD ,
        pin_input => AMuxHw_1_Decoder_one_hot_3 );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Vin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin(0)__PA ,
        analog_term => Net_13948 ,
        pad => Vin(0)_PAD ,
        pin_input => AMuxHw_1_Decoder_one_hot_0 );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        fb => Net_820 ,
        pad => Rx(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = dcdc_ena(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => dcdc_ena(0)__PA ,
        pad => dcdc_ena(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = therm1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => therm1(0)__PA ,
        analog_term => Net_12182 ,
        pad => therm1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DEBUG_DA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ANALOG, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DEBUG_DA(0)__PA ,
        fb => Net_18696 ,
        analog_term => Net_18669 ,
        pad => DEBUG_DA(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = UVLO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: DIFFERENTIAL
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, SIO
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UVLO(0)__PA ,
        pad => UVLO(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = button_input(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => button_input(0)__PA ,
        pad => button_input(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        pin_input => \I2C:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Relay3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Relay3(0)__PA ,
        pin_input => Net_16816 ,
        pad => Relay3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = digipot_data(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => digipot_data(0)__PA ,
        pad => digipot_data(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = TP6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TP6(0)__PA ,
        pin_input => int1 ,
        pad => TP6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = digipot_ncs(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => digipot_ncs(0)__PA ,
        pad => digipot_ncs(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            in_clock_en => tmpOE__GD2A_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__GD2A_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        pin_input => \I2C:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ZCD_Debug(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ZCD_Debug(0)__PA ,
        pin_input => Net_18966 ,
        pad => ZCD_Debug(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Relay1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Relay1(0)__PA ,
        pad => Relay1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Relay2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Relay2(0)__PA ,
        pad => Relay2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DEBUG_ILIM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DEBUG_ILIM(0)__PA ,
        oe => NOT_interrupter ,
        analog_term => Net_19352 ,
        pad => DEBUG_ILIM(0)_PAD ,
        pin_input => interrupter );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => ClockBlock_PWMCLK ,
            dclk_0 => ClockBlock_PWMCLK_local ,
            dclk_glb_1 => ClockBlock_samp_clk ,
            dclk_1 => ClockBlock_samp_clk_local ,
            dclk_glb_2 => ClockBlock_INTCLK ,
            dclk_2 => ClockBlock_INTCLK_local ,
            dclk_glb_3 => Net_29 ,
            dclk_3 => Net_29_local ,
            dclk_glb_4 => \ADC_therm:Net_93\ ,
            dclk_4 => \ADC_therm:Net_93_local\ ,
            aclk_glb_0 => \ADC_therm:Net_488\ ,
            aclk_0 => \ADC_therm:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_therm:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_therm:Net_488_adig_local\ ,
            aclk_glb_1 => \ADC_peak:Net_385\ ,
            aclk_1 => \ADC_peak:Net_385_local\ ,
            clk_a_dig_glb_1 => \ADC_peak:Net_381\ ,
            clk_a_dig_1 => \ADC_peak:Net_381_local\ ,
            aclk_glb_2 => \ADC:Net_385\ ,
            aclk_2 => \ADC:Net_385_local\ ,
            clk_a_dig_glb_2 => \ADC:Net_381\ ,
            clk_a_dig_2 => \ADC:Net_381_local\ ,
            dclk_glb_5 => Net_14813 ,
            dclk_5 => Net_14813_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\ZCD_compA:ctComp\
        PORT MAP (
            vplus => Net_17559 ,
            vminus => Net_12529 ,
            clk_udb => ClockBlock_BUS_CLK_local ,
            out => Net_18015 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,1): 
    comparatorcell: Name =\CT1_comp:ctComp\
        PORT MAP (
            vplus => CT1sig ,
            vminus => Net_19336 ,
            clk_udb => ClockBlock_PWMCLK_local ,
            out => Net_19634 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\ZCD_compB:ctComp\
        PORT MAP (
            vplus => Net_17556 ,
            vminus => Net_12529 ,
            clk_udb => ClockBlock_BUS_CLK_local ,
            out => Net_12574 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,3): 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => CT1sig ,
            vminus => Net_18375 ,
            out => \Comp_1:Net_1\ );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: 
    DFB Block @ F(DFB,0): 
    dfbcell: Name =\FB_Filter:DFB\
        PORT MAP (
            out_1 => \FB_Filter:Net_8\ ,
            out_2 => \FB_Filter:Net_9\ ,
            dmareq_1 => Net_11638 ,
            dmareq_2 => Net_12286 ,
            interrupt => Net_12287 );
        Properties:
        {
            cy_registers = ""
        }
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_therm:DSM\
        PORT MAP (
            aclock => \ADC_therm:Net_488\ ,
            vplus => Net_16140 ,
            vminus => \ADC_therm:Net_20\ ,
            reset_dec => \ADC_therm:mod_reset\ ,
            extclk_cp_udb => \ADC_therm:Net_93_local\ ,
            ext_pin_1 => \ADC_therm:Net_249\ ,
            ext_pin_2 => \ADC_therm:Net_257\ ,
            ext_vssa => \ADC_therm:Net_109\ ,
            qtz_ref => \ADC_therm:Net_34\ ,
            dec_clock => \ADC_therm:aclock\ ,
            mod_dat_3 => \ADC_therm:mod_dat_3\ ,
            mod_dat_2 => \ADC_therm:mod_dat_2\ ,
            mod_dat_1 => \ADC_therm:mod_dat_1\ ,
            mod_dat_0 => \ADC_therm:mod_dat_0\ ,
            dout_udb_7 => \ADC_therm:Net_245_7\ ,
            dout_udb_6 => \ADC_therm:Net_245_6\ ,
            dout_udb_5 => \ADC_therm:Net_245_5\ ,
            dout_udb_4 => \ADC_therm:Net_245_4\ ,
            dout_udb_3 => \ADC_therm:Net_245_3\ ,
            dout_udb_2 => \ADC_therm:Net_245_2\ ,
            dout_udb_1 => \ADC_therm:Net_245_1\ ,
            dout_udb_0 => \ADC_therm:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_therm:DEC\
        PORT MAP (
            aclock => \ADC_therm:aclock\ ,
            mod_dat_3 => \ADC_therm:mod_dat_3\ ,
            mod_dat_2 => \ADC_therm:mod_dat_2\ ,
            mod_dat_1 => \ADC_therm:mod_dat_1\ ,
            mod_dat_0 => \ADC_therm:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_therm:mod_reset\ ,
            interrupt => Net_16145 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,1): 
    sccell: Name =\Sample_Hold_1:SC\
        PORT MAP (
            vref => \Sample_Hold_1:Net_104\ ,
            vin => CT1sig ,
            dyn_cntl_udb => Net_13720 ,
            modout => \Sample_Hold_1:Net_56\ ,
            vout => Net_18375 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\FB_capture:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            capture => ZCD_pulse ,
            timer_reset => Net_12592 ,
            tc => \FB_capture:Net_51\ ,
            cmp => \FB_capture:Net_261\ ,
            irq => \FB_capture:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWMA:PWMHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            timer_reset => Net_13576 ,
            tc => \PWMA:Net_63\ ,
            cmp => Net_12291 ,
            irq => \PWMA:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\PWMB:PWMHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            timer_reset => Net_11581 ,
            tc => \PWMB:Net_63\ ,
            cmp => PWMB_trig ,
            irq => \PWMB:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_19645 ,
            arb_int => \USBUART_1:Net_1889\ ,
            usb_int => \USBUART_1:Net_1876\ ,
            ept_int_8 => \USBUART_1:ep_int_8\ ,
            ept_int_7 => \USBUART_1:ep_int_7\ ,
            ept_int_6 => \USBUART_1:ep_int_6\ ,
            ept_int_5 => \USBUART_1:ep_int_5\ ,
            ept_int_4 => \USBUART_1:ep_int_4\ ,
            ept_int_3 => \USBUART_1:ep_int_3\ ,
            ept_int_2 => \USBUART_1:ep_int_2\ ,
            ept_int_1 => \USBUART_1:ep_int_1\ ,
            ept_int_0 => \USBUART_1:ep_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_request_7\ ,
            dma_req_6 => \USBUART_1:dma_request_6\ ,
            dma_req_5 => \USBUART_1:dma_request_5\ ,
            dma_req_4 => \USBUART_1:dma_request_4\ ,
            dma_req_3 => \USBUART_1:dma_request_3\ ,
            dma_req_2 => \USBUART_1:dma_request_2\ ,
            dma_req_1 => \USBUART_1:dma_request_1\ ,
            dma_req_0 => \USBUART_1:dma_request_0\ ,
            dma_termin => \USBUART_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\CT1_dac:viDAC8\
        PORT MAP (
            vout => Net_19336 ,
            iout => \CT1_dac:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\ZCDref:viDAC8\
        PORT MAP (
            vout => Net_12529 ,
            iout => \ZCDref:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\IDAC_therm:viDAC8\
        PORT MAP (
            vout => \IDAC_therm:Net_124\ ,
            iout => Net_16140 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\FB_THRSH_DAC:viDAC8\
        PORT MAP (
            vout => Net_19224 ,
            iout => \FB_THRSH_DAC:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,0): 
    abufcell: Name =\Opamp_2:ABuf\
        PORT MAP (
            vplus => Net_19336 ,
            vminus => Net_19349 ,
            vout => Net_19349 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\Opamp_1:ABuf\
        PORT MAP (
            vplus => Net_18375 ,
            vminus => Net_19224 ,
            vout => Net_18669 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_therm:vRef_2\
        PORT MAP (
            vout => \ADC_therm:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_peak:ADC_SAR\
        PORT MAP (
            vplus => Net_18375 ,
            vminus => \ADC_peak:Net_126\ ,
            ext_pin => \ADC_peak:Net_210\ ,
            vrefhi_out => \ADC_peak:Net_126\ ,
            vref => \ADC:Net_235\ ,
            clock => \ADC_peak:Net_385\ ,
            pump_clock => \ADC_peak:Net_385\ ,
            sof_udb => NOT_interrupter ,
            irq => \ADC_peak:Net_252\ ,
            next => Net_19529 ,
            data_out_udb_11 => \ADC_peak:Net_207_11\ ,
            data_out_udb_10 => \ADC_peak:Net_207_10\ ,
            data_out_udb_9 => \ADC_peak:Net_207_9\ ,
            data_out_udb_8 => \ADC_peak:Net_207_8\ ,
            data_out_udb_7 => \ADC_peak:Net_207_7\ ,
            data_out_udb_6 => \ADC_peak:Net_207_6\ ,
            data_out_udb_5 => \ADC_peak:Net_207_5\ ,
            data_out_udb_4 => \ADC_peak:Net_207_4\ ,
            data_out_udb_3 => \ADC_peak:Net_207_3\ ,
            data_out_udb_2 => \ADC_peak:Net_207_2\ ,
            data_out_udb_1 => \ADC_peak:Net_207_1\ ,
            data_out_udb_0 => \ADC_peak:Net_207_0\ ,
            eof_udb => Net_17282 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_1652 ,
            vminus => \ADC:Net_126\ ,
            ext_pin => \ADC:Net_210\ ,
            vrefhi_out => \ADC:Net_126\ ,
            vref => \ADC:Net_235\ ,
            clock => \ADC:Net_385\ ,
            pump_clock => \ADC:Net_385\ ,
            sof_udb => ClockBlock_samp_clk_local ,
            irq => \ADC:Net_252\ ,
            next => Net_16156 ,
            data_out_udb_11 => \ADC:Net_207_11\ ,
            data_out_udb_10 => \ADC:Net_207_10\ ,
            data_out_udb_9 => \ADC:Net_207_9\ ,
            data_out_udb_8 => \ADC:Net_207_8\ ,
            data_out_udb_7 => \ADC:Net_207_7\ ,
            data_out_udb_6 => \ADC:Net_207_6\ ,
            data_out_udb_5 => \ADC:Net_207_5\ ,
            data_out_udb_4 => \ADC:Net_207_4\ ,
            data_out_udb_3 => \ADC:Net_207_3\ ,
            data_out_udb_2 => \ADC:Net_207_2\ ,
            data_out_udb_1 => \ADC:Net_207_1\ ,
            data_out_udb_0 => \ADC:Net_207_0\ ,
            eof_udb => Net_16155 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =Therm_Mux
        PORT MAP (
            muxin_2 => \ADC_therm:Net_244\ ,
            muxin_1 => Net_12144 ,
            muxin_0 => Net_12182 ,
            vout => Net_16140 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000"
            muxin_width = 3
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw_2
        PORT MAP (
            muxin_0 => Net_19352 ,
            vout => Net_19349 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0"
            muxin_width = 1
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMuxHw_1
        PORT MAP (
            muxin_3 => Net_15063 ,
            muxin_2 => Net_13950 ,
            muxin_1 => Net_13949 ,
            muxin_0 => Net_13948 ,
            vout => Net_1652 );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_therm:AMux\
        PORT MAP (
            muxin_1 => \ADC_therm:Net_35\ ,
            muxin_0 => \ADC_therm:Net_244\ ,
            vout => \ADC_therm:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+--------------------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |              Vbus(0) | In(AMuxHw_1_Decoder_one_hot_1), Analog(Net_13949)
     |   1 |       |      NONE |      HI_Z_ANALOG |     Dedicated_Output | Analog(Net_19349)
     |   2 |     * |      NONE |      HI_Z_ANALOG |      \ADC:Bypass(0)\ | Analog(\ADC:Net_210\)
     |   3 |       |      NONE |         CMOS_OUT |            Relay4(0) | In(Net_16817)
     |   4 |     * |      NONE |      HI_Z_ANALOG | \ADC_peak:Bypass(0)\ | Analog(\ADC_peak:Net_210\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |              Ibus(0) | In(AMuxHw_1_Decoder_one_hot_2), Analog(Net_13950)
     |   6 |     * |      NONE |         CMOS_OUT |               Fan(0) | 
     |   7 |       |      NONE |      HI_Z_ANALOG |            therm2(0) | Analog(Net_12144)
-----+-----+-------+-----------+------------------+----------------------+--------------------------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |              GD1A(0) | In(Net_16490)
     |   4 |     * |      NONE |         CMOS_OUT |       digipot_clk(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |              GD1B(0) | In(Net_16498)
     |   6 |     * |      NONE |         CMOS_OUT |              GD2A(0) | In(Net_16504)
     |   7 |     * |      NONE |         CMOS_OUT |              GD2B(0) | In(Net_16501)
-----+-----+-------+-----------+------------------+----------------------+--------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |           LED_int(0) | In(Net_16922)
     |   1 |     * |      NONE |         CMOS_OUT |           LED_com(0) | 
     |   2 |     * |      NONE |    RES_PULL_DOWN |   Ext_Interrupter(0) | FB(Net_16104)
     |   3 |     * |      NONE |         CMOS_OUT |      LED_sysfault(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |           LED_OCD(0) | In(Net_16898)
     |   5 |     * |      NONE |      HI_Z_ANALOG |             CTout(0) | Analog(CT1sig)
     |   6 |     * |      NONE |    RES_PULL_DOWN |              ZCDB(0) | Analog(Net_17556)
     |   7 |     * |      NONE |    RES_PULL_DOWN |              ZCDA(0) | Analog(Net_17559)
-----+-----+-------+-----------+------------------+----------------------+--------------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |                Tx(0) | In(Net_16389)
     |   1 |     * |      NONE |      HI_Z_ANALOG |           Vdriver(0) | In(AMuxHw_1_Decoder_one_hot_3), Analog(Net_15063)
     |   3 |       |      NONE |      HI_Z_ANALOG |               Vin(0) | In(AMuxHw_1_Decoder_one_hot_0), Analog(Net_13948)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |                Rx(0) | FB(Net_820)
     |   5 |       |      NONE |         CMOS_OUT |          dcdc_ena(0) | 
     |   6 |     * |      NONE |      HI_Z_ANALOG |            therm1(0) | Analog(Net_12182)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |          DEBUG_DA(0) | FB(Net_18696), Analog(Net_18669)
-----+-----+-------+-----------+------------------+----------------------+--------------------------------------------------------
  12 |   0 |     * |      NONE |     HI_Z_DIGITAL |              UVLO(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |      button_input(0) | 
     |   3 |       |      NONE |    OPEN_DRAIN_LO |             SCL_1(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   4 |       |      NONE |         CMOS_OUT |            Relay3(0) | In(Net_16816)
     |   5 |       |      NONE |         CMOS_OUT |      digipot_data(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |               TP6(0) | In(int1)
     |   7 |       |      NONE |         CMOS_OUT |       digipot_ncs(0) | 
-----+-----+-------+-----------+------------------+----------------------+--------------------------------------------------------
  15 |   0 |       |      NONE |    OPEN_DRAIN_LO |             SDA_1(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   1 |       |      NONE |         CMOS_OUT |         ZCD_Debug(0) | In(Net_18966)
     |   2 |     * |      NONE |         CMOS_OUT |            Relay1(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |            Relay2(0) | 
     |   4 |       |      NONE |    OPEN_DRAIN_LO |        DEBUG_ILIM(0) | In(interrupter), OE(NOT_interrupter), Analog(Net_19352)
     |   6 |       |   FALLING |      HI_Z_ANALOG |    \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |    \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
----------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.152ms
Digital Placement phase: Elapsed time ==> 4s.721ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "UD3_QFN_r.vh2" --pcf-path "UD3_QFN.pco" --des-name "UD3_QFN" --dsf-path "UD3_QFN.dsf" --sdc-path "UD3_QFN.sdc" --lib-path "UD3_QFN_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.238ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.360ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.059ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: UD3_QFN_timing.html: Warning-1350: Asynchronous path(s) exist from "ClockBlock/aclk_glb_ff_1" to "CyPWMCLK". See the timing report for details. (File=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN_timing.html)
Warning: sta.M0021: UD3_QFN_timing.html: Warning-1350: Asynchronous path(s) exist from "ClockBlock/clk_bus_glb_ff" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN_timing.html)
Warning: sta.M0021: UD3_QFN_timing.html: Warning-1350: Asynchronous path(s) exist from "ClockBlock/clk_bus_glb_ff" to "CyPWMCLK". See the timing report for details. (File=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN_timing.html)
Warning: sta.M0021: UD3_QFN_timing.html: Warning-1350: Asynchronous path(s) exist from "CyPWMCLK(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN_timing.html)
Warning: sta.M0019: UD3_QFN_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN_timing.html)
Warning: sta.M0019: UD3_QFN_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyPWMCLK ). (File=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN_timing.html)
Warning: sta.M0019: UD3_QFN_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyINTCLK ). (File=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN_timing.html)
Warning: sta.M0019: UD3_QFN_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyPWMCLK ) to clock ( CyBUS_CLK ). (File=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN_timing.html)
Warning: sta.M0019: UD3_QFN_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyINTCLK ) to clock ( CyBUS_CLK ). (File=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN_timing.html)
Warning: sta.M0019: UD3_QFN_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyINTCLK ) to clock ( CyPWMCLK ). (File=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN_timing.html)
Warning: sta.M0019: UD3_QFN_timing.html: Warning-1366: Setup time violation found in a path from clock ( PWMB_PSB_DMA/termout ) to clock ( CyBUS_CLK ). (File=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN_timing.html)
Warning: sta.M0019: UD3_QFN_timing.html: Warning-1367: Hold time violation found in a path from clock ( CyBUS_CLK ) to clock ( PWMB_PSB_DMA/termout ). (File=C:\Users\chemi\UD3_QCW\UD3_QFN.cydsn\UD3_QFN_timing.html)
Timing report is in UD3_QFN_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.974ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.258ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 13s.490ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 13s.491ms
API generation phase: Elapsed time ==> 6s.913ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.000ms
