if_id_pipeline_reg_inst/clock_gate_instr_out_reg 7:0
reg_files_inst/ctmi_10193 7:0
reg_files_inst/clock_gate_mem_reg 7:0
reg_files_inst/clock_gate_mem_reg_1 7:0
reg_files_inst/clock_gate_mem_reg_2 7:0
reg_files_inst/clock_gate_mem_reg_3 7:0
reg_files_inst/clock_gate_mem_reg_4 7:0
reg_files_inst/clock_gate_mem_reg_5 7:0
reg_files_inst/clock_gate_mem_reg_6 7:0
reg_files_inst/clock_gate_mem_reg_7 7:0
reg_files_inst/clock_gate_mem_reg_8 7:0
reg_files_inst/clock_gate_mem_reg_9 7:0
reg_files_inst/clock_gate_mem_reg_10 7:0
reg_files_inst/clock_gate_mem_reg_11 7:0
reg_files_inst/clock_gate_mem_reg_12 7:0
reg_files_inst/clock_gate_mem_reg_13 7:0
reg_files_inst/clock_gate_mem_reg_14 7:0
reg_files_inst/clock_gate_mem_reg_15 7:0
reg_files_inst/clock_gate_mem_reg_16 7:0
reg_files_inst/clock_gate_mem_reg_17 7:0
reg_files_inst/clock_gate_mem_reg_18 7:0
reg_files_inst/clock_gate_mem_reg_19 7:0
reg_files_inst/clock_gate_mem_reg_20 7:0
reg_files_inst/clock_gate_mem_reg_21 7:0
reg_files_inst/clock_gate_mem_reg_22 7:0
reg_files_inst/clock_gate_mem_reg_23 7:0
reg_files_inst/clock_gate_mem_reg_24 7:0
reg_files_inst/clock_gate_mem_reg_25 7:0
reg_files_inst/clock_gate_mem_reg_26 7:0
reg_files_inst/clock_gate_mem_reg_27 7:0
reg_files_inst/clock_gate_mem_reg_28 7:0
reg_files_inst/clock_gate_mem_reg_29 7:0
reg_files_inst/clock_gate_mem_reg_30 7:0
reg_files_inst/ctmi_10194 7:0
reg_files_inst/ctmi_10195 7:0
reg_files_inst/ctmi_10196 7:0
reg_files_inst/ctmi_10197 7:0
reg_files_inst/ctmi_10198 7:0
reg_files_inst/ctmi_10199 7:0
reg_files_inst/ctmi_10200 7:0
reg_files_inst/ctmi_10201 7:0
reg_files_inst/ctmi_10202 7:0
reg_files_inst/ctmi_10203 7:0
reg_files_inst/ctmi_10204 7:0
reg_files_inst/ctmi_10205 7:0
reg_files_inst/ctmi_10206 7:0
reg_files_inst/ctmi_10207 7:0
reg_files_inst/ctmi_10208 7:0
reg_files_inst/ctmi_10209 7:0
reg_files_inst/ctmi_10210 7:0
reg_files_inst/ctmi_10211 7:0
reg_files_inst/ctmi_10212 7:0
reg_files_inst/ctmi_10213 7:0
reg_files_inst/ctmi_10214 7:0
reg_files_inst/ctmi_10215 7:0
reg_files_inst/ctmi_10216 7:0
reg_files_inst/ctmi_10217 7:0
reg_files_inst/ctmi_10218 7:0
reg_files_inst/ctmi_10219 7:0
reg_files_inst/ctmi_10220 7:0
reg_files_inst/ctmi_10221 7:0
reg_files_inst/ctmi_10222 7:0
reg_files_inst/ctmi_10223 7:0
id_ex_pipeline_reg_inst/clock_gate_imm_out_reg 7:0
ex_mem_pipeline_reg_inst/clock_gate_alu_result_out_reg 7:0
mem_wb_pipeline_reg_inst/clock_gate_alu_result_out_reg 7:0
if_id_pipeline_reg_inst/clock_gate_instr_out_reg_31 7:0
if_id_pipeline_reg_inst/clock_gate_instr_out_reg_32 7:0
if_id_pipeline_reg_inst/clock_gate_instr_out_reg_33 7:0
reg_files_inst/clock_gate_mem_reg_34 7:0
reg_files_inst/clock_gate_inv_88769 7:0
reg_files_inst/clock_gate_mem_reg_35 7:0
reg_files_inst/clock_gate_inv_88770 7:0
reg_files_inst/clock_gate_mem_reg_36 7:0
reg_files_inst/clock_gate_inv_88771 7:0
reg_files_inst/clock_gate_mem_reg_37 7:0
reg_files_inst/clock_gate_inv_88772 7:0
reg_files_inst/clock_gate_mem_reg_38 7:0
reg_files_inst/clock_gate_inv_88773 7:0
reg_files_inst/clock_gate_mem_reg_39 7:0
reg_files_inst/clock_gate_inv_88774 7:0
reg_files_inst/clock_gate_mem_reg_40 7:0
reg_files_inst/clock_gate_inv_88775 7:0
reg_files_inst/clock_gate_mem_reg_41 7:0
reg_files_inst/clock_gate_inv_88776 7:0
reg_files_inst/clock_gate_mem_reg_42 7:0
reg_files_inst/clock_gate_inv_88777 7:0
reg_files_inst/clock_gate_mem_reg_43 7:0
reg_files_inst/clock_gate_inv_88778 7:0
reg_files_inst/clock_gate_mem_reg_44 7:0
reg_files_inst/clock_gate_inv_88779 7:0
reg_files_inst/clock_gate_mem_reg_45 7:0
reg_files_inst/clock_gate_inv_88780 7:0
reg_files_inst/clock_gate_mem_reg_46 7:0
reg_files_inst/clock_gate_inv_88781 7:0
reg_files_inst/clock_gate_mem_reg_47 7:0
reg_files_inst/clock_gate_inv_88782 7:0
reg_files_inst/clock_gate_mem_reg_48 7:0
reg_files_inst/clock_gate_inv_88783 7:0
reg_files_inst/clock_gate_mem_reg_49 7:0
reg_files_inst/clock_gate_inv_88784 7:0
reg_files_inst/clock_gate_mem_reg_50 7:0
reg_files_inst/clock_gate_inv_88785 7:0
reg_files_inst/clock_gate_mem_reg_51 7:0
reg_files_inst/clock_gate_inv_88786 7:0
reg_files_inst/clock_gate_mem_reg_52 7:0
reg_files_inst/clock_gate_inv_88787 7:0
reg_files_inst/clock_gate_mem_reg_53 7:0
reg_files_inst/clock_gate_inv_88788 7:0
reg_files_inst/clock_gate_mem_reg_54 7:0
reg_files_inst/clock_gate_inv_88789 7:0
reg_files_inst/clock_gate_mem_reg_55 7:0
reg_files_inst/clock_gate_inv_88790 7:0
reg_files_inst/clock_gate_mem_reg_56 7:0
reg_files_inst/clock_gate_inv_88791 7:0
reg_files_inst/clock_gate_mem_reg_57 7:0
reg_files_inst/clock_gate_inv_88792 7:0
reg_files_inst/clock_gate_mem_reg_58 7:0
reg_files_inst/clock_gate_inv_88793 7:0
reg_files_inst/clock_gate_mem_reg_59 7:0
reg_files_inst/clock_gate_inv_88794 7:0
reg_files_inst/clock_gate_mem_reg_60 7:0
reg_files_inst/clock_gate_inv_88795 7:0
reg_files_inst/clock_gate_mem_reg_61 7:0
reg_files_inst/clock_gate_inv_88796 7:0
reg_files_inst/clock_gate_mem_reg_62 7:0
reg_files_inst/clock_gate_inv_88797 7:0
reg_files_inst/clock_gate_mem_reg_63 7:0
reg_files_inst/clock_gate_inv_88798 7:0
reg_files_inst/clock_gate_mem_reg_64 7:0
reg_files_inst/clock_gate_inv_88799 7:0
id_ex_pipeline_reg_inst/clock_gate_imm_out_reg_65 7:0
id_ex_pipeline_reg_inst/clock_gate_imm_out_reg_66 7:0
id_ex_pipeline_reg_inst/clock_gate_imm_out_reg_67 7:0
id_ex_pipeline_reg_inst/clock_gate_imm_out_reg_68 7:0
id_ex_pipeline_reg_inst/clock_gate_imm_out_reg_69 7:0
id_ex_pipeline_reg_inst/clock_gate_imm_out_reg_70 7:0
id_ex_pipeline_reg_inst/clock_gate_imm_out_reg_71 7:0
id_ex_pipeline_reg_inst/clock_gate_imm_out_reg_72 7:0
id_ex_pipeline_reg_inst/clock_gate_imm_out_reg_73 7:0
ex_mem_pipeline_reg_inst/clock_gate_alu_result_out_reg_74 7:0
ex_mem_pipeline_reg_inst/clock_gate_alu_result_out_reg_75 7:0
ex_mem_pipeline_reg_inst/clock_gate_alu_result_out_reg_76 7:0
ex_mem_pipeline_reg_inst/clock_gate_alu_result_out_reg_77 7:0
ex_mem_pipeline_reg_inst/clock_gate_alu_result_out_reg_78 7:0
ex_mem_pipeline_reg_inst/clock_gate_alu_result_out_reg_79 7:0
mem_wb_pipeline_reg_inst/clock_gate_alu_result_out_reg_80 7:0
mem_wb_pipeline_reg_inst/clock_gate_alu_result_out_reg_81 7:0
mem_wb_pipeline_reg_inst/clock_gate_alu_result_out_reg_82 7:0
mem_wb_pipeline_reg_inst/clock_gate_alu_result_out_reg_83 7:0
mem_wb_pipeline_reg_inst/clock_gate_alu_result_out_reg_84 7:0
mem_wb_pipeline_reg_inst/clock_gate_alu_result_out_reg_85 7:0
pc_inst/clock_gate_pc_out_reg_86 7:0
pc_inst/clock_gate_pc_out_reg 7:0
