Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 19 18:26:25 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0055        --    0.0473    0.0419    0.0460    0.0019        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0055        --    0.0473    0.0419        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP
                                                                        0.0473 r    0.0473 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_44_/CP
                                                                        0.0473 r    0.0473 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_46_/CP
                                                                        0.0473 r    0.0473 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0473 r    0.0473 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP
                                                                        0.0473 r    0.0473 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0419 r    0.0419 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
                                                                        0.0421 r    0.0421 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_3_/CP
                                                                        0.0421 r    0.0421 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_0_/CP
                                                                        0.0421 r    0.0421 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0422 r    0.0422 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP
Latency             : 0.0473
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0093    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0063    0.0136    0.0137 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0063    0.0002    0.0139 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0056    0.0100    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0241 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0073    0.0057    0.0099    0.0339 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0057    0.0001    0.0340 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0256    0.0072    0.0057    0.0397 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0073    0.0005    0.0403 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0279    0.0089    0.0071    0.0473 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_55_/CP (DFCNQD1BWP16P90CPD)     0.0089    0.0000    0.0473 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0473


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_44_/CP
Latency             : 0.0473
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0093    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0063    0.0136    0.0137 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0063    0.0002    0.0139 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0056    0.0100    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0241 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0073    0.0057    0.0099    0.0339 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0057    0.0001    0.0340 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0256    0.0072    0.0057    0.0397 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0073    0.0005    0.0403 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0279    0.0089    0.0071    0.0473 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_44_/CP (DFCNQD1BWP16P90CPD)     0.0089    0.0000    0.0473 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0473


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_46_/CP
Latency             : 0.0473
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0093    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0063    0.0136    0.0137 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0063    0.0002    0.0139 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0056    0.0100    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0241 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0073    0.0057    0.0099    0.0339 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0057    0.0001    0.0340 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0256    0.0072    0.0057    0.0397 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0073    0.0005    0.0403 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0279    0.0089    0.0071    0.0473 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_46_/CP (DFCNQD1BWP16P90CPD)     0.0089    0.0000    0.0473 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0473


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0473
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0093    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0063    0.0136    0.0137 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0063    0.0002    0.0139 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0056    0.0100    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0241 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0073    0.0057    0.0099    0.0339 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0057    0.0001    0.0340 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0256    0.0072    0.0057    0.0397 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0073    0.0005    0.0403 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0279    0.0089    0.0071    0.0473 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0089    0.0000    0.0473 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0473


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP
Latency             : 0.0473
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0093    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0063    0.0136    0.0137 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0063    0.0002    0.0139 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0082    0.0056    0.0100    0.0239 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0057    0.0002    0.0241 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0073    0.0057    0.0099    0.0339 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0057    0.0001    0.0340 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0256    0.0072    0.0057    0.0397 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0073    0.0005    0.0403 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0279    0.0089    0.0071    0.0473 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP (DFCNQD1BWP16P90CPD)     0.0089    0.0000    0.0473 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0473


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0419
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0093    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0000    0.0000 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0012    0.0035    0.0101    0.0101 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0035    0.0000    0.0101 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0029    0.0078    0.0179 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0029    0.0000    0.0179 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0026    0.0036    0.0082    0.0261 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0036    0.0001    0.0262 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0053    0.0059    0.0048    0.0311 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0059    0.0002    0.0312 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0289    0.0166    0.0104    0.0416 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0166    0.0002    0.0419 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0419


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
Latency             : 0.0421
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0093    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0063    0.0136    0.0137 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0063    0.0002    0.0139 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0037    0.0068    0.0131    0.0270 r
  ctstcto_buf_1183/I (CKBD2BWP16P90CPDULVT)                          0.0068    0.0001    0.0271 r
  ctstcto_buf_1183/Z (CKBD2BWP16P90CPDULVT)        14      0.0160    0.0172    0.0146    0.0416 r
  i_img2_jtag_attn_cont_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPD)     0.0173    0.0005    0.0421 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0421


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_3_/CP
Latency             : 0.0421
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0093    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0063    0.0136    0.0137 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0063    0.0002    0.0139 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0037    0.0068    0.0131    0.0270 r
  ctstcto_buf_1183/I (CKBD2BWP16P90CPDULVT)                          0.0068    0.0001    0.0271 r
  ctstcto_buf_1183/Z (CKBD2BWP16P90CPDULVT)        14      0.0160    0.0172    0.0146    0.0416 r
  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPD)          0.0173    0.0005    0.0421 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0421


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_0_/CP
Latency             : 0.0421
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0093    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0063    0.0136    0.0137 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0063    0.0002    0.0139 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0037    0.0068    0.0131    0.0270 r
  ctstcto_buf_1183/I (CKBD2BWP16P90CPDULVT)                          0.0068    0.0001    0.0271 r
  ctstcto_buf_1183/Z (CKBD2BWP16P90CPDULVT)        14      0.0160    0.0172    0.0146    0.0416 r
  i_img2_jtag_attn_cont_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPD)     0.0173    0.0005    0.0421 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0421


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0422
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0533    0.0000
  tck (in)                                          2      0.0093    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0299    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0063    0.0136    0.0137 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0063    0.0002    0.0139 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0037    0.0068    0.0131    0.0270 r
  ctstcto_buf_1183/I (CKBD2BWP16P90CPDULVT)                          0.0068    0.0001    0.0271 r
  ctstcto_buf_1183/Z (CKBD2BWP16P90CPDULVT)        14      0.0160    0.0172    0.0146    0.0416 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0172    0.0006    0.0422 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0422


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0126        --    0.0788    0.0663    0.0759    0.0037        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0126        --    0.0788    0.0663        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP
                                                                        0.0788 r    0.0788 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP
                                                                        0.0788 r    0.0788 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_46_/CP
                                                                        0.0788 r    0.0788 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP
                                                                        0.0788 r    0.0788 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0787 r    0.0787 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0663 r    0.0663 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0676 f    0.0676 f        --          --
                                   S   i_img2_jtag_tap_tdo_reg/CPN      0.0677 f    0.0677 f        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0681 r    0.0681 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0682 r    0.0682 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP
Latency             : 0.0788
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0011    0.0011 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0094    0.0201    0.0212 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0097    0.0010    0.0222 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0089    0.0161    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0092    0.0010    0.0392 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0070    0.0091    0.0164    0.0556 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0091    0.0004    0.0560 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0233    0.0097    0.0072    0.0632 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0143    0.0029    0.0662 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0262    0.0137    0.0095    0.0756 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP (DFCNQD1BWP16P90CPD)     0.0159    0.0032    0.0788 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0788


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP
Latency             : 0.0788
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0011    0.0011 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0094    0.0201    0.0212 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0097    0.0010    0.0222 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0089    0.0161    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0092    0.0010    0.0392 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0070    0.0091    0.0164    0.0556 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0091    0.0004    0.0560 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0233    0.0097    0.0072    0.0632 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0143    0.0029    0.0662 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0262    0.0137    0.0095    0.0756 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP (DFCNQD1BWP16P90CPD)     0.0160    0.0031    0.0788 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0788


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_46_/CP
Latency             : 0.0788
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0011    0.0011 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0094    0.0201    0.0212 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0097    0.0010    0.0222 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0089    0.0161    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0092    0.0010    0.0392 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0070    0.0091    0.0164    0.0556 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0091    0.0004    0.0560 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0233    0.0097    0.0072    0.0632 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0143    0.0029    0.0662 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0262    0.0137    0.0095    0.0756 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_46_/CP (DFCNQD1BWP16P90CPD)     0.0160    0.0031    0.0788 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0788


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP
Latency             : 0.0788
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0011    0.0011 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0094    0.0201    0.0212 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0097    0.0010    0.0222 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0089    0.0161    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0092    0.0010    0.0392 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0070    0.0091    0.0164    0.0556 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0091    0.0004    0.0560 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0233    0.0097    0.0072    0.0632 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0143    0.0029    0.0662 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0262    0.0137    0.0095    0.0756 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_10_/CP (DFCNQD1BWP16P90CPD)     0.0159    0.0031    0.0788 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0788


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0787
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0011    0.0011 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0077    0.0094    0.0201    0.0212 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0097    0.0010    0.0222 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0089    0.0161    0.0383 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0092    0.0010    0.0392 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0070    0.0091    0.0164    0.0556 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0091    0.0004    0.0560 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0233    0.0097    0.0072    0.0632 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0143    0.0029    0.0662 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0262    0.0137    0.0095    0.0756 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0159    0.0031    0.0787 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0787


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0663
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0007    0.0007 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0011    0.0053    0.0151    0.0158 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0053    0.0001    0.0158 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0125    0.0283 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0283 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0025    0.0059    0.0133    0.0416 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0060    0.0004    0.0420 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0052    0.0099    0.0081    0.0501 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0102    0.0009    0.0511 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0269    0.0252    0.0141    0.0651 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0257    0.0011    0.0663 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0663


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0676
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 f
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0007    0.0007 f
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0011    0.0053    0.0135    0.0142 f
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0053    0.0001    0.0142 f
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0048    0.0119    0.0261 f
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0048    0.0001    0.0262 f
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0024    0.0059    0.0127    0.0389 f
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0060    0.0004    0.0394 f
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0052    0.0119    0.0090    0.0483 r
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0121    0.0010    0.0493 r
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0276    0.0265    0.0157    0.0650 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0272    0.0026    0.0676 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0676


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0677
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 f
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0007    0.0007 f
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0011    0.0053    0.0135    0.0142 f
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0053    0.0001    0.0142 f
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0048    0.0119    0.0261 f
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0048    0.0001    0.0262 f
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0024    0.0059    0.0127    0.0389 f
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0060    0.0004    0.0394 f
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0052    0.0119    0.0090    0.0483 r
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0121    0.0010    0.0493 r
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0276    0.0265    0.0157    0.0650 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)              0.0272    0.0027    0.0677 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0677


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0681
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0007    0.0007 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0011    0.0053    0.0151    0.0158 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0053    0.0001    0.0158 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0125    0.0283 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0283 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0025    0.0059    0.0133    0.0416 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0060    0.0004    0.0420 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0052    0.0099    0.0081    0.0501 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0102    0.0009    0.0511 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0269    0.0252    0.0141    0.0651 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0261    0.0030    0.0681 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0681


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0682
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0849    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0299    0.0007    0.0007 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0011    0.0053    0.0151    0.0158 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0053    0.0001    0.0158 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0125    0.0283 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0283 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0025    0.0059    0.0133    0.0416 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0060    0.0004    0.0420 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0052    0.0099    0.0081    0.0501 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0102    0.0009    0.0511 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0269    0.0252    0.0141    0.0651 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0262    0.0031    0.0682 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0682


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0080        --    0.0621    0.0540    0.0600    0.0026        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0080        --    0.0621    0.0540        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP
                                                                        0.0621 r    0.0621 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP
                                                                        0.0620 r    0.0620 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0620 r    0.0620 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP
                                                                        0.0620 r    0.0620 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
                                                                        0.0620 r    0.0620 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0540 r    0.0540 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0545 f    0.0545 f        --          --
                                   S   i_img2_jtag_tap_tdo_reg/CPN      0.0546 f    0.0546 f        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0550 r    0.0550 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0550 r    0.0550 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP
Latency             : 0.0621
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0079    0.0168    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0006    0.0180 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0072    0.0128    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0073    0.0005    0.0314 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0071    0.0073    0.0129    0.0443 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0073    0.0002    0.0445 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0231    0.0083    0.0063    0.0508 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0105    0.0015    0.0524 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0270    0.0109    0.0080    0.0603 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_58_/CP (DFCNQD1BWP16P90CPD)     0.0120    0.0017    0.0621 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0621


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP
Latency             : 0.0620
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0079    0.0168    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0006    0.0180 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0072    0.0128    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0073    0.0005    0.0314 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0071    0.0073    0.0129    0.0443 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0073    0.0002    0.0445 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0231    0.0083    0.0063    0.0508 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0105    0.0015    0.0524 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0270    0.0109    0.0080    0.0603 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_57_/CP (DFCNQD1BWP16P90CPD)     0.0119    0.0017    0.0620 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0620


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0620
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0079    0.0168    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0006    0.0180 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0072    0.0128    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0073    0.0005    0.0314 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0071    0.0073    0.0129    0.0443 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0073    0.0002    0.0445 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0231    0.0083    0.0063    0.0508 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0105    0.0015    0.0524 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0270    0.0109    0.0080    0.0603 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0120    0.0017    0.0620 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0620


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP
Latency             : 0.0620
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0079    0.0168    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0006    0.0180 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0072    0.0128    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0073    0.0005    0.0314 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0071    0.0073    0.0129    0.0443 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0073    0.0002    0.0445 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0231    0.0083    0.0063    0.0508 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0105    0.0015    0.0524 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0270    0.0109    0.0080    0.0603 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP (DFCNQD1BWP16P90CPD)     0.0120    0.0017    0.0620 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0620


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP
Latency             : 0.0620
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                0.0300    0.0006    0.0006 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0079    0.0079    0.0168    0.0174 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0006    0.0180 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0080    0.0072    0.0128    0.0308 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0073    0.0005    0.0314 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0071    0.0073    0.0129    0.0443 r
  ctstcts_inv_796969/I (DCCKND8BWP16P90CPDULVT)                      0.0073    0.0002    0.0445 r
  ctstcts_inv_796969/ZN (DCCKND8BWP16P90CPDULVT)    3      0.0231    0.0083    0.0063    0.0508 f
  ctstcts_inv_791964/I (DCCKND8BWP16P90CPDULVT)                      0.0105    0.0015    0.0524 f
  ctstcts_inv_791964/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0270    0.0109    0.0080    0.0603 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP (DFCNQD1BWP16P90CPD)     0.0120    0.0017    0.0620 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0620


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0540
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0004    0.0004 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0011    0.0045    0.0128    0.0132 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0045    0.0000    0.0132 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0040    0.0101    0.0233 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0040    0.0000    0.0234 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0025    0.0048    0.0107    0.0341 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0049    0.0002    0.0343 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0053    0.0081    0.0066    0.0409 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0082    0.0005    0.0414 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0278    0.0205    0.0120    0.0534 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0207    0.0006    0.0540 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0540


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0545
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0091    0.0300    0.0000    0.0000 f
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0004    0.0004 f
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0012    0.0045    0.0111    0.0115 f
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0045    0.0000    0.0115 f
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0039    0.0098    0.0213 f
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0039    0.0000    0.0213 f
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0025    0.0048    0.0104    0.0317 f
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0048    0.0002    0.0320 f
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0053    0.0098    0.0073    0.0393 r
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0099    0.0005    0.0398 r
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0285    0.0215    0.0134    0.0531 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0216    0.0014    0.0545 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0545


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0546
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0091    0.0300    0.0000    0.0000 f
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0004    0.0004 f
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0012    0.0045    0.0111    0.0115 f
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0045    0.0000    0.0115 f
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0039    0.0098    0.0213 f
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0039    0.0000    0.0213 f
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0025    0.0048    0.0104    0.0317 f
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0048    0.0002    0.0320 f
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0053    0.0098    0.0073    0.0393 r
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0099    0.0005    0.0398 r
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0285    0.0215    0.0134    0.0531 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNSNQD4BWP16P90CPDULVT)              0.0215    0.0014    0.0546 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0546


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0550
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0004    0.0004 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0011    0.0045    0.0128    0.0132 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0045    0.0000    0.0132 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0040    0.0101    0.0233 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0040    0.0000    0.0234 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0025    0.0048    0.0107    0.0341 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0049    0.0002    0.0343 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0053    0.0081    0.0066    0.0409 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0082    0.0005    0.0414 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0278    0.0205    0.0120    0.0534 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0208    0.0016    0.0550 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0550


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0550
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0663    0.0000
  tck (in)                                          2      0.0087    0.0300    0.0000    0.0000 r
  ctstcto_buf_1184/I (CKBD2BWP16P90CPDULVT)                          0.0300    0.0004    0.0004 r
  ctstcto_buf_1184/Z (CKBD2BWP16P90CPDULVT)         1      0.0011    0.0045    0.0128    0.0132 r
  ctstcto_buf_1182/I (DCCKBD4BWP16P90CPDULVT)                        0.0045    0.0000    0.0132 r
  ctstcto_buf_1182/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0040    0.0101    0.0233 r
  ctstcto_buf_1136/I (DCCKBD4BWP16P90CPDULVT)                        0.0040    0.0000    0.0234 r
  ctstcto_buf_1136/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0025    0.0048    0.0107    0.0341 r
  ctstcts_inv_8511024/I (CKND2BWP16P90CPDULVT)                       0.0049    0.0002    0.0343 r
  ctstcts_inv_8511024/ZN (CKND2BWP16P90CPDULVT)     1      0.0053    0.0081    0.0066    0.0409 f
  ctstcts_inv_8471020/I (DCCKND4BWP16P90CPDULVT)                     0.0082    0.0005    0.0414 f
  ctstcts_inv_8471020/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0278    0.0205    0.0120    0.0534 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0208    0.0016    0.0550 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0550


1
