

================================================================
== Vivado HLS Report for 'image_filter_Duplicate'
================================================================
* Date:           Wed Dec 14 21:09:57 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        prj
* Solution:       pynq_solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      6.12|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2076841|    1|  2076841|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2076840| 3 ~ 1923 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     32|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     29|
|Register         |        -|      -|      41|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      41|     61|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_153_p2          |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_164_p2          |     +    |      0|  0|  11|          11|           1|
    |exitcond1_i_fu_148_p2  |   icmp   |      0|  0|   4|          11|          11|
    |exitcond_i_fu_159_p2   |   icmp   |      0|  0|   4|          11|          11|
    |ap_sig_118             |    or    |      0|  0|   1|           1|           1|
    |ap_sig_84              |    or    |      0|  0|   1|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  32|          46|          26|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |   1|          5|    1|          5|
    |dst1_data_stream_0_V_blk_n  |   1|          2|    1|          2|
    |dst1_data_stream_1_V_blk_n  |   1|          2|    1|          2|
    |dst2_data_stream_0_V_blk_n  |   1|          2|    1|          2|
    |dst2_data_stream_1_V_blk_n  |   1|          2|    1|          2|
    |p_6_i_reg_137               |  11|          2|   11|         22|
    |p_i_reg_126                 |  11|          2|   11|         22|
    |src_data_stream_0_V_blk_n   |   1|          2|    1|          2|
    |src_data_stream_1_V_blk_n   |   1|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  29|         21|   29|         61|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   4|   0|    4|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |exitcond_i_reg_189     |   1|   0|    1|          0|
    |i_V_reg_184            |  11|   0|   11|          0|
    |p_6_i_reg_137          |  11|   0|   11|          0|
    |p_i_reg_126            |  11|   0|   11|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  41|   0|   41|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | image_filter_Duplicate | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | image_filter_Duplicate | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | image_filter_Duplicate | return value |
|ap_done                      | out |    1| ap_ctrl_hs | image_filter_Duplicate | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | image_filter_Duplicate | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | image_filter_Duplicate | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | image_filter_Duplicate | return value |
|rows                         |  in |   11|  ap_stable |          rows          |    scalar    |
|cols                         |  in |   11|  ap_stable |          cols          |    scalar    |
|src_data_stream_0_V_dout     |  in |    8|   ap_fifo  |   src_data_stream_0_V  |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |   src_data_stream_0_V  |    pointer   |
|src_data_stream_0_V_read     | out |    1|   ap_fifo  |   src_data_stream_0_V  |    pointer   |
|src_data_stream_1_V_dout     |  in |    8|   ap_fifo  |   src_data_stream_1_V  |    pointer   |
|src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |   src_data_stream_1_V  |    pointer   |
|src_data_stream_1_V_read     | out |    1|   ap_fifo  |   src_data_stream_1_V  |    pointer   |
|dst1_data_stream_0_V_din     | out |    8|   ap_fifo  |  dst1_data_stream_0_V  |    pointer   |
|dst1_data_stream_0_V_full_n  |  in |    1|   ap_fifo  |  dst1_data_stream_0_V  |    pointer   |
|dst1_data_stream_0_V_write   | out |    1|   ap_fifo  |  dst1_data_stream_0_V  |    pointer   |
|dst1_data_stream_1_V_din     | out |    8|   ap_fifo  |  dst1_data_stream_1_V  |    pointer   |
|dst1_data_stream_1_V_full_n  |  in |    1|   ap_fifo  |  dst1_data_stream_1_V  |    pointer   |
|dst1_data_stream_1_V_write   | out |    1|   ap_fifo  |  dst1_data_stream_1_V  |    pointer   |
|dst2_data_stream_0_V_din     | out |    8|   ap_fifo  |  dst2_data_stream_0_V  |    pointer   |
|dst2_data_stream_0_V_full_n  |  in |    1|   ap_fifo  |  dst2_data_stream_0_V  |    pointer   |
|dst2_data_stream_0_V_write   | out |    1|   ap_fifo  |  dst2_data_stream_0_V  |    pointer   |
|dst2_data_stream_1_V_din     | out |    8|   ap_fifo  |  dst2_data_stream_1_V  |    pointer   |
|dst2_data_stream_1_V_full_n  |  in |    1|   ap_fifo  |  dst2_data_stream_1_V  |    pointer   |
|dst2_data_stream_1_V_write   | out |    1|   ap_fifo  |  dst2_data_stream_1_V  |    pointer   |
+-----------------------------+-----+-----+------------+------------------------+--------------+

