Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Mon Dec  9 00:50:03 2019
| Host         : eecs-digital-49 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 20613 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.592   -13563.703                   4719                44976        0.011        0.000                      0                44960        3.000        0.000                       0                 21102  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_100mhz                                                                                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                                                                        {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0                                                                        {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0                                                                        {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1                                                                      {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1                                                                      {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1                                                                      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             -5.790    -9767.430                   3681                41819        0.085        0.000                      0                41819        3.750        0.000                       0                 19752  
  clk_out2_clk_wiz_0                                                                             -0.016       -0.016                      1                 2011        0.116        0.000                      0                 2011        7.192        0.000                       0                   863  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          7.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.383        0.000                      0                  928        0.097        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                           -5.789    -9764.543                   3681                41819        0.085        0.000                      0                41819        3.750        0.000                       0                 19752  
  clk_out2_clk_wiz_0_1                                                                           -0.015       -0.015                      1                 2011        0.116        0.000                      0                 2011        7.192        0.000                       0                   863  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               -8.592    -1938.496                    614                  614        0.165        0.000                      0                  614  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               31.664        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               -5.790    -9767.430                   3681                41819        0.011        0.000                      0                41819  
clk_out2_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                               -8.591    -1937.674                    614                  614        0.167        0.000                      0                  614  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                               -5.352    -1857.761                    423                  423        0.173        0.000                      0                  423  
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                               -5.352    -1857.761                    423                  423        0.173        0.000                      0                  423  
clk_out2_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0                                                                               -0.016       -0.016                      1                 2011        0.037        0.000                      0                 2011  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.456        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0_1                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.456        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             -5.790    -9767.430                   3681                41819        0.011        0.000                      0                41819  
clk_out2_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                             -8.592    -1938.496                    614                  614        0.165        0.000                      0                  614  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0_1                                                                             31.664        0.000                      0                    8                                                                        
clk_out2_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0_1                                                                             -8.591    -1937.674                    614                  614        0.167        0.000                      0                  614  
clk_out1_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                             -5.351    -1857.195                    423                  423        0.174        0.000                      0                  423  
clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0_1                                                                             -0.016       -0.016                      1                 2011        0.037        0.000                      0                 2011  
clk_out1_clk_wiz_0_1                                                                        clk_out2_clk_wiz_0_1                                                                             -5.351    -1857.195                    423                  423        0.174        0.000                      0                  423  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                7.147        0.000                      0                   91        0.358        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                                7.147        0.000                      0                   91        0.284        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                              7.147        0.000                      0                   91        0.284        0.000                      0                   91  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0_1                                                                              7.148        0.000                      0                   91        0.358        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.232        0.000                      0                  100        0.322        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         3681  Failing Endpoints,  Worst Slack       -5.790ns,  Total Violation    -9767.430ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.790ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.758ns  (logic 10.510ns (66.697%)  route 5.248ns (33.303%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.781 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.781    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_0
    SLICE_X36Y195        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.004 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[100]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    15.004    FM_stage_1/FM_BP_sec_2/y_sum_reg[100]_i_1__0_n_7
    SLICE_X36Y195        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y195        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[100]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y195        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -15.004    
  -------------------------------------------------------------------
                         slack                                 -5.790    

Slack (VIOLATED) :        -5.787ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.755ns  (logic 10.507ns (66.690%)  route 5.248ns (33.310%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.001 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    15.001    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_6
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[97]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y194        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                 -5.787    

Slack (VIOLATED) :        -5.766ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.734ns  (logic 10.486ns (66.646%)  route 5.248ns (33.354%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.980 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    14.980    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_4
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[99]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y194        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -14.980    
  -------------------------------------------------------------------
                         slack                                 -5.766    

Slack (VIOLATED) :        -5.692ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.660ns  (logic 10.412ns (66.488%)  route 5.248ns (33.512%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.906 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    14.906    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_5
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[98]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y194        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -14.906    
  -------------------------------------------------------------------
                         slack                                 -5.692    

Slack (VIOLATED) :        -5.676ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.644ns  (logic 10.396ns (66.454%)  route 5.248ns (33.546%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.890 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    14.890    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_7
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y194        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -14.890    
  -------------------------------------------------------------------
                         slack                                 -5.676    

Slack (VIOLATED) :        -5.673ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.641ns  (logic 10.393ns (66.447%)  route 5.248ns (33.553%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.887 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    14.887    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_6
    SLICE_X36Y193        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y193        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[93]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y193        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                 -5.673    

Slack (VIOLATED) :        -5.652ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.620ns  (logic 10.372ns (66.402%)  route 5.248ns (33.598%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.866 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    14.866    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_4
    SLICE_X36Y193        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y193        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[95]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y193        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -14.866    
  -------------------------------------------------------------------
                         slack                                 -5.652    

Slack (VIOLATED) :        -5.607ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.558ns  (logic 10.423ns (66.996%)  route 5.135ns (33.004%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.793    -0.747    AM_BP_sec_3/clk_out1
    SLICE_X52Y150        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.332     1.041    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X49Y150        LUT6 (Prop_lut6_I0_O)        0.124     1.165 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         0.990     2.155    AM_BP_sec_3/sel0[2]
    SLICE_X48Y147        MUXF7 (Prop_muxf7_S_O)       0.276     2.431 r  AM_BP_sec_3/y_sum2__3_i_8__1/O
                         net (fo=1, routed)           0.880     3.311    AM_BP_sec_3/y_sum2__3_i_8__1_n_0
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     7.522 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.524    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     9.042 r  AM_BP_sec_3/y_sum2__4/P[20]
                         net (fo=2, routed)           1.117    10.159    AM_BP_sec_3/p_2_in[37]
    SLICE_X57Y150        LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  AM_BP_sec_3/y_sum[20]_i_10__1/O
                         net (fo=1, routed)           0.000    10.283    AM_BP_sec_3/y_sum[20]_i_10__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.815    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.043    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.157    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X57Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.271    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X57Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.584 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/O[3]
                         net (fo=2, routed)           0.814    12.398    AM_BP_sec_3/y_sum2__5[60]
    SLICE_X53Y156        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.106 r  AM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.106    AM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.220 r  AM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.220    AM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.334    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.448    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.562 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.676 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.676    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.790 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.790    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.904 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.904    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.018    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.132 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.132    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.246    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.360    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.474    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.588    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_0
    SLICE_X53Y170        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.811 r  AM_BP_sec_3/y_sum_reg[100]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.811    AM_BP_sec_3/y_sum_reg[100]_i_1__1_n_7
    SLICE_X53Y170        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.651     8.631    AM_BP_sec_3/clk_out1
    SLICE_X53Y170        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/C
                         clock pessimism              0.586     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X53Y170        FDRE (Setup_fdre_C_D)        0.062     9.204    AM_BP_sec_3/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                         -14.811    
  -------------------------------------------------------------------
                         slack                                 -5.607    

Slack (VIOLATED) :        -5.604ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.555ns  (logic 10.420ns (66.990%)  route 5.135ns (33.010%))
  Logic Levels:           25  (CARRY4=20 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.793    -0.747    AM_BP_sec_3/clk_out1
    SLICE_X52Y150        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.332     1.041    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X49Y150        LUT6 (Prop_lut6_I0_O)        0.124     1.165 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         0.990     2.155    AM_BP_sec_3/sel0[2]
    SLICE_X48Y147        MUXF7 (Prop_muxf7_S_O)       0.276     2.431 r  AM_BP_sec_3/y_sum2__3_i_8__1/O
                         net (fo=1, routed)           0.880     3.311    AM_BP_sec_3/y_sum2__3_i_8__1_n_0
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     7.522 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.524    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     9.042 r  AM_BP_sec_3/y_sum2__4/P[20]
                         net (fo=2, routed)           1.117    10.159    AM_BP_sec_3/p_2_in[37]
    SLICE_X57Y150        LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  AM_BP_sec_3/y_sum[20]_i_10__1/O
                         net (fo=1, routed)           0.000    10.283    AM_BP_sec_3/y_sum[20]_i_10__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.815    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.043    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.157    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X57Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.271    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X57Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.584 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/O[3]
                         net (fo=2, routed)           0.814    12.398    AM_BP_sec_3/y_sum2__5[60]
    SLICE_X53Y156        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.106 r  AM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.106    AM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.220 r  AM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.220    AM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.334    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.448    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.562 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.676 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.676    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.790 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.790    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.904 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.904    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.018    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.132 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.132    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.246    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.360    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.474    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.808 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.808    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_6
    SLICE_X53Y169        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.651     8.631    AM_BP_sec_3/clk_out1
    SLICE_X53Y169        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/C
                         clock pessimism              0.586     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X53Y169        FDRE (Setup_fdre_C_D)        0.062     9.204    AM_BP_sec_3/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                         -14.808    
  -------------------------------------------------------------------
                         slack                                 -5.604    

Slack (VIOLATED) :        -5.583ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.534ns  (logic 10.399ns (66.945%)  route 5.135ns (33.055%))
  Logic Levels:           25  (CARRY4=20 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.793    -0.747    AM_BP_sec_3/clk_out1
    SLICE_X52Y150        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.332     1.041    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X49Y150        LUT6 (Prop_lut6_I0_O)        0.124     1.165 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         0.990     2.155    AM_BP_sec_3/sel0[2]
    SLICE_X48Y147        MUXF7 (Prop_muxf7_S_O)       0.276     2.431 r  AM_BP_sec_3/y_sum2__3_i_8__1/O
                         net (fo=1, routed)           0.880     3.311    AM_BP_sec_3/y_sum2__3_i_8__1_n_0
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     7.522 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.524    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     9.042 r  AM_BP_sec_3/y_sum2__4/P[20]
                         net (fo=2, routed)           1.117    10.159    AM_BP_sec_3/p_2_in[37]
    SLICE_X57Y150        LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  AM_BP_sec_3/y_sum[20]_i_10__1/O
                         net (fo=1, routed)           0.000    10.283    AM_BP_sec_3/y_sum[20]_i_10__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.815    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.043    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.157    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X57Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.271    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X57Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.584 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/O[3]
                         net (fo=2, routed)           0.814    12.398    AM_BP_sec_3/y_sum2__5[60]
    SLICE_X53Y156        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.106 r  AM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.106    AM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.220 r  AM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.220    AM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.334    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.448    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.562 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.676 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.676    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.790 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.790    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.904 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.904    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.018    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.132 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.132    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.246    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.360    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.474    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.787 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.787    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_4
    SLICE_X53Y169        FDRE                                         r  AM_BP_sec_3/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.651     8.631    AM_BP_sec_3/clk_out1
    SLICE_X53Y169        FDRE                                         r  AM_BP_sec_3/y_sum_reg[99]/C
                         clock pessimism              0.586     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X53Y169        FDRE (Setup_fdre_C_D)        0.062     9.204    AM_BP_sec_3/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                 -5.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[10].tw_scale_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][8]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.568    -0.596    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/aclk
    SLICE_X43Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[10].tw_scale_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[10].tw_scale_reg/Q
                         net (fo=1, routed)           0.143    -0.312    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[8]
    SLICE_X42Y94         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][8]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.838    -0.835    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X42Y94         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][8]_srl18/CLK
                         clock pessimism              0.255    -0.580    
    SLICE_X42Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.397    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][8]_srl18
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.256ns (55.760%)  route 0.203ns (44.240%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.555    -0.609    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X51Y77         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]/Q
                         net (fo=34, routed)          0.203    -0.265    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/f0.srl_sig_reg[1][0][0]
    SLICE_X55Y75         LUT2 (Prop_lut2_I0_O)        0.045    -0.220 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br_i_2__1/O
                         net (fo=1, routed)           0.000    -0.220    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br[0]
    SLICE_X55Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.150 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.150    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/br_inv_i[16]
    SLICE_X55Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.818    -0.855    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X55Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br/C
                         clock pessimism              0.504    -0.351    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.105    -0.246    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X65Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[7]/Q
                         net (fo=1, routed)           0.154    -0.307    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[40]
    SLICE_X66Y104        SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X66Y104        SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16/CLK
                         clock pessimism              0.253    -0.586    
    SLICE_X66Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.403    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.599    -0.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X79Y91         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.113    -0.311    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[4]
    SLICE_X80Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.873    -0.800    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X80Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/CLK
                         clock pessimism              0.275    -0.525    
    SLICE_X80Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.408    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.738%)  route 0.174ns (55.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X57Y94         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[15]/Q
                         net (fo=1, routed)           0.174    -0.284    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_data[15]
    SLICE_X54Y94         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X54Y94         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16/CLK
                         clock pessimism              0.275    -0.564    
    SLICE_X54Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.381    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.600    -0.564    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X79Y93         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[1].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.113    -0.310    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[12]
    SLICE_X80Y92         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.873    -0.800    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X80Y92         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13]_srl1/CLK
                         clock pessimism              0.275    -0.525    
    SLICE_X80Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.408    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13]_srl1
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X67Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.116    -0.363    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[7]
    SLICE_X66Y79         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.829    -0.844    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X66Y79         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CLK
                         clock pessimism              0.253    -0.591    
    SLICE_X66Y79         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.461    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.561    -0.603    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X67Y81         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.362    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[14]
    SLICE_X66Y80         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.830    -0.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X66Y80         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism              0.253    -0.590    
    SLICE_X66Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.460    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[2].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.599    -0.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X79Y91         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[2].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[2].ff_bi/Q
                         net (fo=1, routed)           0.113    -0.311    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[5]
    SLICE_X80Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.873    -0.800    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X80Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]_srl1/CLK
                         clock pessimism              0.275    -0.525    
    SLICE_X80Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.410    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]_srl1
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[3].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.554    -0.610    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X53Y72         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[3].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[3].ff_bi/Q
                         net (fo=1, routed)           0.154    -0.315    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[15]
    SLICE_X54Y72         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.821    -0.852    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X54Y72         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X54Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.414    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y27     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y27     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y26     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y26     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y42     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y42     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y75     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y75     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y75     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y75     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_5_5/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_4_4/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_5_5/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_7_7/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.016ns,  Total Violation       -0.016ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 8.119ns (52.999%)  route 7.200ns (47.001%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.764    14.343    xvga1/rgb[11]_i_3_n_0
    SLICE_X77Y114        LUT6 (Prop_lut6_I4_O)        0.124    14.467 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    14.467    xvga1_n_67
    SLICE_X77Y114        FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X77Y114        FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X77Y114        FDRE (Setup_fdre_C_D)        0.031    14.451    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.211ns  (logic 8.376ns (55.066%)  route 6.835ns (44.934%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.357    13.605 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.399    14.004    xvga1/rgb[1]_i_2_n_0
    SLICE_X77Y114        LUT6 (Prop_lut6_I2_O)        0.355    14.359 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.359    xvga1_n_74
    SLICE_X77Y114        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X77Y114        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X77Y114        FDRE (Setup_fdre_C_D)        0.029    14.449    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -14.359    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.238ns  (logic 8.119ns (53.282%)  route 7.119ns (46.718%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.683    14.262    xvga1/rgb[11]_i_3_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.124    14.386 r  xvga1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    14.386    xvga1_n_73
    SLICE_X74Y113        FDRE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X74Y113        FDRE                                         r  rgb_reg[2]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X74Y113        FDRE (Setup_fdre_C_D)        0.081    14.501    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.182ns  (logic 8.119ns (53.477%)  route 7.063ns (46.523%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 f  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 r  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.627    14.206    xvga1/rgb[11]_i_3_n_0
    SLICE_X77Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.330 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    14.330    xvga1_n_71
    SLICE_X77Y113        FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X77Y113        FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X77Y113        FDRE (Setup_fdre_C_D)        0.029    14.449    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -14.330    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.172ns  (logic 8.119ns (53.512%)  route 7.053ns (46.488%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.617    14.196    xvga1/rgb[11]_i_3_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.320 r  xvga1/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    14.320    xvga1_n_69
    SLICE_X74Y113        FDRE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X74Y113        FDRE                                         r  rgb_reg[6]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X74Y113        FDRE (Setup_fdre_C_D)        0.079    14.499    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -14.320    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.168ns  (logic 8.119ns (53.527%)  route 7.049ns (46.473%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.613    14.192    xvga1/rgb[11]_i_3_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.316 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    14.316    xvga1_n_70
    SLICE_X74Y113        FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X74Y113        FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X74Y113        FDRE (Setup_fdre_C_D)        0.079    14.499    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -14.316    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.001ns  (logic 8.119ns (54.122%)  route 6.882ns (45.878%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.446    14.025    xvga1/rgb[11]_i_3_n_0
    SLICE_X75Y114        LUT5 (Prop_lut5_I4_O)        0.124    14.149 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    14.149    xvga1_n_72
    SLICE_X75Y114        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X75Y114        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X75Y114        FDRE (Setup_fdre_C_D)        0.031    14.451    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.997ns  (logic 8.119ns (54.137%)  route 6.878ns (45.863%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.442    14.021    xvga1/rgb[11]_i_3_n_0
    SLICE_X75Y114        LUT6 (Prop_lut6_I4_O)        0.124    14.145 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    14.145    xvga1_n_65
    SLICE_X75Y114        FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X75Y114        FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X75Y114        FDRE (Setup_fdre_C_D)        0.029    14.449    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.993ns  (logic 8.119ns (54.151%)  route 6.874ns (45.849%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.438    14.017    xvga1/rgb[11]_i_3_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.141 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.141    xvga1_n_64
    SLICE_X74Y113        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X74Y113        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X74Y113        FDRE (Setup_fdre_C_D)        0.077    14.497    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -14.141    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.890ns  (logic 8.119ns (54.526%)  route 6.771ns (45.474%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.335    13.914    xvga1/rgb[11]_i_3_n_0
    SLICE_X75Y114        LUT6 (Prop_lut6_I4_O)        0.124    14.038 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    14.038    xvga1_n_66
    SLICE_X75Y114        FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X75Y114        FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X75Y114        FDRE (Setup_fdre_C_D)        0.032    14.452    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                  0.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 my_buffer/past_signal3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.548    -0.616    my_buffer/clk_out2
    SLICE_X61Y126        FDRE                                         r  my_buffer/past_signal3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  my_buffer/past_signal3_reg[7]/Q
                         net (fo=3, routed)           0.064    -0.411    my_buffer/past_signal3_reg[7]_0
    SLICE_X60Y126        LUT5 (Prop_lut5_I0_O)        0.045    -0.366 r  my_buffer/past_signal4[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    my_buffer/past_signal4[7]_i_1_n_0
    SLICE_X60Y126        FDRE                                         r  my_buffer/past_signal4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.816    -0.857    my_buffer/clk_out2
    SLICE_X60Y126        FDRE                                         r  my_buffer/past_signal4_reg[7]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X60Y126        FDRE (Hold_fdre_C_D)         0.121    -0.482    my_buffer/past_signal4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 my_trigger/state_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_trigger/state_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.630%)  route 0.097ns (34.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.584    -0.580    my_trigger/clk_out2
    SLICE_X79Y128        FDRE                                         r  my_trigger/state_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  my_trigger/state_signal_reg[1]/Q
                         net (fo=7, routed)           0.097    -0.342    my_trigger/state_signal_reg_n_0_[1]
    SLICE_X78Y128        LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  my_trigger/state_signal[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.297    my_trigger/state_signal[2]_i_1__0_n_0
    SLICE_X78Y128        FDRE                                         r  my_trigger/state_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.854    -0.819    my_trigger/clk_out2
    SLICE_X78Y128        FDRE                                         r  my_trigger/state_signal_reg[2]/C
                         clock pessimism              0.252    -0.567    
    SLICE_X78Y128        FDRE (Hold_fdre_C_D)         0.121    -0.446    my_trigger/state_signal_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 my_buffer/past_signal15_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal16_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.550    -0.614    my_buffer/clk_out2
    SLICE_X71Y123        FDRE                                         r  my_buffer/past_signal15_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  my_buffer/past_signal15_reg[4]/Q
                         net (fo=3, routed)           0.099    -0.374    my_buffer/past_signal15_reg[4]_0
    SLICE_X70Y123        LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  my_buffer/past_signal16[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    my_buffer/past_signal16[4]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  my_buffer/past_signal16_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X70Y123        FDRE                                         r  my_buffer/past_signal16_reg[4]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X70Y123        FDRE (Hold_fdre_C_D)         0.120    -0.481    my_buffer/past_signal16_reg[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 my_buffer/past_signal16_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal17_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.550    -0.614    my_buffer/clk_out2
    SLICE_X71Y123        FDRE                                         r  my_buffer/past_signal16_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  my_buffer/past_signal16_reg[5]/Q
                         net (fo=3, routed)           0.101    -0.372    my_buffer/past_signal16_reg[5]_0
    SLICE_X70Y123        LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  my_buffer/past_signal17[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    my_buffer/past_signal17[5]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  my_buffer/past_signal17_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X70Y123        FDRE                                         r  my_buffer/past_signal17_reg[5]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X70Y123        FDRE (Hold_fdre_C_D)         0.121    -0.480    my_buffer/past_signal17_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.774%)  route 0.229ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.556    -0.608    my_buffer/clk_out2
    SLICE_X62Y117        FDRE                                         r  my_buffer/frame2_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  my_buffer/frame2_addr_reg[6]/Q
                         net (fo=6, routed)           0.229    -0.216    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y47         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.866    -0.807    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y47         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.553    
    RAMB18_X1Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.370    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 my_buffer/past_signal11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.549%)  route 0.074ns (28.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.555    -0.609    my_buffer/clk_out2
    SLICE_X68Y131        FDRE                                         r  my_buffer/past_signal11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  my_buffer/past_signal11_reg[8]/Q
                         net (fo=3, routed)           0.074    -0.394    my_buffer/past_signal11_reg[8]_0
    SLICE_X69Y131        LUT5 (Prop_lut5_I0_O)        0.045    -0.349 r  my_buffer/past_signal12[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    my_buffer/past_signal12[8]_i_1_n_0
    SLICE_X69Y131        FDRE                                         r  my_buffer/past_signal12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.825    -0.848    my_buffer/clk_out2
    SLICE_X69Y131        FDRE                                         r  my_buffer/past_signal12_reg[8]/C
                         clock pessimism              0.252    -0.596    
    SLICE_X69Y131        FDRE (Hold_fdre_C_D)         0.092    -0.504    my_buffer/past_signal12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.588    -0.576    xvga1/clk_out2
    SLICE_X74Y112        FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.056    -0.356    blank
    SLICE_X74Y112        FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.813    clk_65mhz
    SLICE_X74Y112        FDRE                                         r  b_reg/C
                         clock pessimism              0.237    -0.576    
    SLICE_X74Y112        FDRE (Hold_fdre_C_D)         0.060    -0.516    b_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 my_buffer/past_signal10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal11_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.817%)  route 0.110ns (37.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.552    -0.612    my_buffer/clk_out2
    SLICE_X65Y128        FDRE                                         r  my_buffer/past_signal10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  my_buffer/past_signal10_reg[2]/Q
                         net (fo=3, routed)           0.110    -0.361    my_buffer/past_signal10_reg[2]_0
    SLICE_X66Y128        LUT5 (Prop_lut5_I0_O)        0.045    -0.316 r  my_buffer/past_signal11[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    my_buffer/past_signal11[2]_i_1_n_0
    SLICE_X66Y128        FDRE                                         r  my_buffer/past_signal11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.851    my_buffer/clk_out2
    SLICE_X66Y128        FDRE                                         r  my_buffer/past_signal11_reg[2]/C
                         clock pessimism              0.253    -0.598    
    SLICE_X66Y128        FDRE (Hold_fdre_C_D)         0.121    -0.477    my_buffer/past_signal11_reg[2]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 my_buffer/frame1_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.111%)  route 0.272ns (65.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.558    -0.606    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  my_buffer/frame1_addr_reg[6]/Q
                         net (fo=6, routed)           0.272    -0.193    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y49         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.813    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y49         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.538    
    RAMB18_X1Y49         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.355    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 my_buffer/past_signal12_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal13_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.611%)  route 0.111ns (37.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.554    -0.610    my_buffer/clk_out2
    SLICE_X69Y130        FDRE                                         r  my_buffer/past_signal12_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  my_buffer/past_signal12_reg[9]/Q
                         net (fo=3, routed)           0.111    -0.358    my_buffer/past_signal12_reg[9]_0
    SLICE_X70Y130        LUT5 (Prop_lut5_I0_O)        0.045    -0.313 r  my_buffer/past_signal13[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    my_buffer/past_signal13[9]_i_1_n_0
    SLICE_X70Y130        FDRE                                         r  my_buffer/past_signal13_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.824    -0.849    my_buffer/clk_out2
    SLICE_X70Y130        FDRE                                         r  my_buffer/past_signal13_reg[9]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X70Y130        FDRE (Hold_fdre_C_D)         0.121    -0.475    my_buffer/past_signal13_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y49     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y49     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y47     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y47     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y17   clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X60Y115    adjust_frequency/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X60Y115    adjust_frequency/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X60Y115    adjust_frequency/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X74Y114    rgb_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y157    encoder5_sw_debounce/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y157    encoder5_sw_debounce/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y157    encoder5_sw_debounce/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y157    encoder5_sw_debounce/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X60Y115    adjust_frequency/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X60Y115    adjust_frequency/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X60Y115    adjust_frequency/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y114    rgb_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y114    rgb_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y114    rgb_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X81Y109    adjust_frequency/center_frequency_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X81Y109    adjust_frequency/center_frequency_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y122    encoder3_dt_synchronize/out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y122    encoder3_dt_synchronize/sync_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y122    encoder3_dt_synchronize/sync_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y129    encoder5_clk_synchronize/sync_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y129    encoder5_clk_synchronize/sync_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y153    encoder5_sw_debounce/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y155    encoder5_sw_debounce/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y155    encoder5_sw_debounce/count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.383ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 1.622ns (24.667%)  route 4.954ns (75.333%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.138     6.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X38Y117        LUT4 (Prop_lut4_I3_O)        0.299     6.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           1.030     7.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X37Y118        LUT6 (Prop_lut6_I3_O)        0.124     7.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.916     9.115    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X29Y118        LUT5 (Prop_lut5_I1_O)        0.124     9.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.870    10.109    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y117        LUT3 (Prop_lut3_I1_O)        0.124    10.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X28Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.359    36.619    
                         clock uncertainty           -0.035    36.584    
    SLICE_X28Y117        FDRE (Setup_fdre_C_D)        0.032    36.616    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.616    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                 26.383    

Slack (MET) :             26.383ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 1.622ns (24.672%)  route 4.952ns (75.328%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.138     6.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X38Y117        LUT4 (Prop_lut4_I3_O)        0.299     6.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           1.030     7.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X37Y118        LUT6 (Prop_lut6_I3_O)        0.124     7.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.916     9.115    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X29Y118        LUT5 (Prop_lut5_I1_O)        0.124     9.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.869    10.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y117        LUT3 (Prop_lut3_I1_O)        0.124    10.232 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X28Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.359    36.619    
                         clock uncertainty           -0.035    36.584    
    SLICE_X28Y117        FDRE (Setup_fdre_C_D)        0.031    36.615    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 26.383    

Slack (MET) :             26.555ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 1.622ns (25.333%)  route 4.781ns (74.667%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.260 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.138     6.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X38Y117        LUT4 (Prop_lut4_I3_O)        0.299     6.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           1.030     7.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X37Y118        LUT6 (Prop_lut6_I3_O)        0.124     7.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.916     9.115    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X29Y118        LUT5 (Prop_lut5_I1_O)        0.124     9.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.697     9.936    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y117        LUT3 (Prop_lut3_I1_O)        0.124    10.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X28Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.260    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y117        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.359    36.619    
                         clock uncertainty           -0.035    36.584    
    SLICE_X28Y117        FDRE (Setup_fdre_C_D)        0.031    36.615    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.615    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                 26.555    

Slack (MET) :             26.689ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 1.622ns (25.607%)  route 4.712ns (74.393%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.138     6.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X38Y117        LUT4 (Prop_lut4_I3_O)        0.299     6.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           1.030     7.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X37Y118        LUT6 (Prop_lut6_I3_O)        0.124     7.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.916     9.115    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X29Y118        LUT5 (Prop_lut5_I1_O)        0.124     9.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.629     9.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X30Y118        LUT6 (Prop_lut6_I2_O)        0.124     9.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X30Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.378    36.635    
                         clock uncertainty           -0.035    36.600    
    SLICE_X30Y118        FDRE (Setup_fdre_C_D)        0.081    36.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.681    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                 26.689    

Slack (MET) :             26.710ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 1.622ns (25.979%)  route 4.621ns (74.021%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.258 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.138     6.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X38Y117        LUT4 (Prop_lut4_I3_O)        0.299     6.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           1.030     7.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X37Y118        LUT6 (Prop_lut6_I3_O)        0.124     7.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.916     9.115    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X29Y118        LUT5 (Prop_lut5_I1_O)        0.124     9.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.538     9.777    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y118        LUT3 (Prop_lut3_I1_O)        0.124     9.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X28Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.498    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.359    36.617    
                         clock uncertainty           -0.035    36.582    
    SLICE_X28Y118        FDRE (Setup_fdre_C_D)        0.029    36.611    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.611    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                 26.710    

Slack (MET) :             26.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 1.622ns (26.012%)  route 4.614ns (73.988%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 36.258 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.138     6.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X38Y117        LUT4 (Prop_lut4_I3_O)        0.299     6.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           1.030     7.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X37Y118        LUT6 (Prop_lut6_I3_O)        0.124     7.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.916     9.115    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X29Y118        LUT5 (Prop_lut5_I1_O)        0.124     9.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.530     9.769    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X28Y118        LUT3 (Prop_lut3_I1_O)        0.124     9.893 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X28Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.498    36.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.359    36.617    
                         clock uncertainty           -0.035    36.582    
    SLICE_X28Y118        FDRE (Setup_fdre_C_D)        0.031    36.613    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.613    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 26.720    

Slack (MET) :             26.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.622ns (25.878%)  route 4.646ns (74.122%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 36.257 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.138     6.214    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X38Y117        LUT4 (Prop_lut4_I3_O)        0.299     6.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           1.030     7.543    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X37Y118        LUT6 (Prop_lut6_I3_O)        0.124     7.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.667    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.199 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.046     9.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I5_O)        0.124     9.368 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.433     9.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I5_O)        0.124     9.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.497    36.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.400    36.657    
                         clock uncertainty           -0.035    36.622    
    SLICE_X31Y118        FDRE (Setup_fdre_C_D)        0.029    36.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.651    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 26.726    

Slack (MET) :             26.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 0.966ns (17.034%)  route 4.705ns (82.966%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 36.272 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.712     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X14Y112        LUT5 (Prop_lut5_I0_O)        0.299     7.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.863     7.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X8Y112         LUT4 (Prop_lut4_I1_O)        0.124     8.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.493     8.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.637     9.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.512    36.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.359    36.631    
                         clock uncertainty           -0.035    36.596    
    SLICE_X10Y110        FDRE (Setup_fdre_C_R)       -0.524    36.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.072    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                 26.744    

Slack (MET) :             26.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 0.966ns (17.034%)  route 4.705ns (82.966%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 36.272 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.712     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X14Y112        LUT5 (Prop_lut5_I0_O)        0.299     7.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.863     7.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X8Y112         LUT4 (Prop_lut4_I1_O)        0.124     8.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.493     8.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.637     9.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.512    36.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.359    36.631    
                         clock uncertainty           -0.035    36.596    
    SLICE_X10Y110        FDRE (Setup_fdre_C_R)       -0.524    36.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.072    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                 26.744    

Slack (MET) :             26.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 0.966ns (17.034%)  route 4.705ns (82.966%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 36.272 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.712     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X14Y112        LUT5 (Prop_lut5_I0_O)        0.299     7.087 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.863     7.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X8Y112         LUT4 (Prop_lut4_I1_O)        0.124     8.074 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.493     8.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X9Y112         LUT5 (Prop_lut5_I4_O)        0.124     8.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.637     9.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.512    36.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X10Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.359    36.631    
                         clock uncertainty           -0.035    36.596    
    SLICE_X10Y110        FDRE (Setup_fdre_C_R)       -0.524    36.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.072    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                 26.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X11Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDCE (Prop_fdce_C_Q)         0.128     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X10Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X10Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.380     1.371    
    SLICE_X10Y128        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X11Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.141     1.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.121     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X10Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X10Y127        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.379     1.371    
    SLICE_X10Y127        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X15Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDCE (Prop_fdce_C_Q)         0.141     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/Q
                         net (fo=1, routed)           0.052     1.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/Q[7]
    SLICE_X14Y123        LUT5 (Prop_lut5_I4_O)        0.045     1.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[6]_i_1/O
                         net (fo=1, routed)           0.000     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_9
    SLICE_X14Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X14Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
                         clock pessimism             -0.379     1.369    
    SLICE_X14Y123        FDCE (Hold_fdce_C_D)         0.121     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y113        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y113        FDSE (Prop_fdse_C_Q)         0.141     1.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]/Q
                         net (fo=1, routed)           0.054     1.555    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[23]
    SLICE_X30Y113        LUT2 (Prop_lut2_I1_O)        0.045     1.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[22]_i_1/O
                         net (fo=1, routed)           0.000     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[22]_i_1_n_0
    SLICE_X30Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[22]/C
                         clock pessimism             -0.381     1.373    
    SLICE_X30Y113        FDRE (Hold_fdre_C_D)         0.121     1.494    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X13Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDCE (Prop_fdce_C_Q)         0.141     1.502 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X13Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X13Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.393     1.361    
    SLICE_X13Y118        FDCE (Hold_fdce_C_D)         0.075     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.558     1.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X11Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDCE (Prop_fdce_C_Q)         0.141     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X11Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X11Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.392     1.355    
    SLICE_X11Y124        FDCE (Hold_fdce_C_D)         0.075     1.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.141     1.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X15Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.393     1.359    
    SLICE_X15Y120        FDPE (Hold_fdpe_C_D)         0.075     1.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X11Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDCE (Prop_fdce_C_Q)         0.128     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.075     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X10Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X10Y128        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.380     1.371    
    SLICE_X10Y128        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.597     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X4Y110         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.059     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X4Y110         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.867     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X4Y110         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -0.395     1.394    
    SLICE_X4Y110         FDRE (Hold_fdre_C_D)         0.076     1.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X13Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDCE (Prop_fdce_C_Q)         0.141     1.502 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X13Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X13Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.393     1.361    
    SLICE_X13Y118        FDCE (Hold_fdce_C_D)         0.071     1.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X8Y115   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y116   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y116   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y119   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y117   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y119   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y120   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X6Y120   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y127  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X10Y129  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         3681  Failing Endpoints,  Worst Slack       -5.789ns,  Total Violation    -9764.543ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.789ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.758ns  (logic 10.510ns (66.697%)  route 5.248ns (33.303%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.781 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.781    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_0
    SLICE_X36Y195        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.004 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[100]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    15.004    FM_stage_1/FM_BP_sec_2/y_sum_reg[100]_i_1__0_n_7
    SLICE_X36Y195        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y195        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[100]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.073     9.153    
    SLICE_X36Y195        FDRE (Setup_fdre_C_D)        0.062     9.215    FM_stage_1/FM_BP_sec_2/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                         -15.004    
  -------------------------------------------------------------------
                         slack                                 -5.789    

Slack (VIOLATED) :        -5.786ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.755ns  (logic 10.507ns (66.690%)  route 5.248ns (33.310%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.001 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    15.001    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_6
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[97]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.073     9.153    
    SLICE_X36Y194        FDRE (Setup_fdre_C_D)        0.062     9.215    FM_stage_1/FM_BP_sec_2/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                 -5.786    

Slack (VIOLATED) :        -5.765ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.734ns  (logic 10.486ns (66.646%)  route 5.248ns (33.354%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.980 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    14.980    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_4
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[99]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.073     9.153    
    SLICE_X36Y194        FDRE (Setup_fdre_C_D)        0.062     9.215    FM_stage_1/FM_BP_sec_2/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                         -14.980    
  -------------------------------------------------------------------
                         slack                                 -5.765    

Slack (VIOLATED) :        -5.691ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.660ns  (logic 10.412ns (66.488%)  route 5.248ns (33.512%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.906 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    14.906    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_5
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[98]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.073     9.153    
    SLICE_X36Y194        FDRE (Setup_fdre_C_D)        0.062     9.215    FM_stage_1/FM_BP_sec_2/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                         -14.906    
  -------------------------------------------------------------------
                         slack                                 -5.691    

Slack (VIOLATED) :        -5.675ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.644ns  (logic 10.396ns (66.454%)  route 5.248ns (33.546%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.890 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    14.890    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_7
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.073     9.153    
    SLICE_X36Y194        FDRE (Setup_fdre_C_D)        0.062     9.215    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                         -14.890    
  -------------------------------------------------------------------
                         slack                                 -5.675    

Slack (VIOLATED) :        -5.672ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.641ns  (logic 10.393ns (66.447%)  route 5.248ns (33.553%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.887 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    14.887    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_6
    SLICE_X36Y193        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y193        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[93]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.073     9.153    
    SLICE_X36Y193        FDRE (Setup_fdre_C_D)        0.062     9.215    FM_stage_1/FM_BP_sec_2/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                 -5.672    

Slack (VIOLATED) :        -5.651ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.620ns  (logic 10.372ns (66.402%)  route 5.248ns (33.598%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.866 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    14.866    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_4
    SLICE_X36Y193        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y193        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[95]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.073     9.153    
    SLICE_X36Y193        FDRE (Setup_fdre_C_D)        0.062     9.215    FM_stage_1/FM_BP_sec_2/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                         -14.866    
  -------------------------------------------------------------------
                         slack                                 -5.651    

Slack (VIOLATED) :        -5.606ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.558ns  (logic 10.423ns (66.996%)  route 5.135ns (33.004%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.793    -0.747    AM_BP_sec_3/clk_out1
    SLICE_X52Y150        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.332     1.041    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X49Y150        LUT6 (Prop_lut6_I0_O)        0.124     1.165 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         0.990     2.155    AM_BP_sec_3/sel0[2]
    SLICE_X48Y147        MUXF7 (Prop_muxf7_S_O)       0.276     2.431 r  AM_BP_sec_3/y_sum2__3_i_8__1/O
                         net (fo=1, routed)           0.880     3.311    AM_BP_sec_3/y_sum2__3_i_8__1_n_0
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     7.522 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.524    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     9.042 r  AM_BP_sec_3/y_sum2__4/P[20]
                         net (fo=2, routed)           1.117    10.159    AM_BP_sec_3/p_2_in[37]
    SLICE_X57Y150        LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  AM_BP_sec_3/y_sum[20]_i_10__1/O
                         net (fo=1, routed)           0.000    10.283    AM_BP_sec_3/y_sum[20]_i_10__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.815    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.043    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.157    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X57Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.271    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X57Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.584 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/O[3]
                         net (fo=2, routed)           0.814    12.398    AM_BP_sec_3/y_sum2__5[60]
    SLICE_X53Y156        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.106 r  AM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.106    AM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.220 r  AM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.220    AM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.334    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.448    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.562 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.676 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.676    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.790 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.790    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.904 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.904    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.018    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.132 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.132    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.246    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.360    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.474    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.588    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_0
    SLICE_X53Y170        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.811 r  AM_BP_sec_3/y_sum_reg[100]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.811    AM_BP_sec_3/y_sum_reg[100]_i_1__1_n_7
    SLICE_X53Y170        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.651     8.631    AM_BP_sec_3/clk_out1
    SLICE_X53Y170        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/C
                         clock pessimism              0.586     9.216    
                         clock uncertainty           -0.073     9.143    
    SLICE_X53Y170        FDRE (Setup_fdre_C_D)        0.062     9.205    AM_BP_sec_3/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                         -14.811    
  -------------------------------------------------------------------
                         slack                                 -5.606    

Slack (VIOLATED) :        -5.603ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.555ns  (logic 10.420ns (66.990%)  route 5.135ns (33.010%))
  Logic Levels:           25  (CARRY4=20 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.793    -0.747    AM_BP_sec_3/clk_out1
    SLICE_X52Y150        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.332     1.041    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X49Y150        LUT6 (Prop_lut6_I0_O)        0.124     1.165 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         0.990     2.155    AM_BP_sec_3/sel0[2]
    SLICE_X48Y147        MUXF7 (Prop_muxf7_S_O)       0.276     2.431 r  AM_BP_sec_3/y_sum2__3_i_8__1/O
                         net (fo=1, routed)           0.880     3.311    AM_BP_sec_3/y_sum2__3_i_8__1_n_0
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     7.522 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.524    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     9.042 r  AM_BP_sec_3/y_sum2__4/P[20]
                         net (fo=2, routed)           1.117    10.159    AM_BP_sec_3/p_2_in[37]
    SLICE_X57Y150        LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  AM_BP_sec_3/y_sum[20]_i_10__1/O
                         net (fo=1, routed)           0.000    10.283    AM_BP_sec_3/y_sum[20]_i_10__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.815    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.043    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.157    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X57Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.271    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X57Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.584 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/O[3]
                         net (fo=2, routed)           0.814    12.398    AM_BP_sec_3/y_sum2__5[60]
    SLICE_X53Y156        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.106 r  AM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.106    AM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.220 r  AM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.220    AM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.334    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.448    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.562 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.676 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.676    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.790 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.790    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.904 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.904    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.018    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.132 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.132    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.246    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.360    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.474    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.808 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.808    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_6
    SLICE_X53Y169        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.651     8.631    AM_BP_sec_3/clk_out1
    SLICE_X53Y169        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/C
                         clock pessimism              0.586     9.216    
                         clock uncertainty           -0.073     9.143    
    SLICE_X53Y169        FDRE (Setup_fdre_C_D)        0.062     9.205    AM_BP_sec_3/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                         -14.808    
  -------------------------------------------------------------------
                         slack                                 -5.603    

Slack (VIOLATED) :        -5.582ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.534ns  (logic 10.399ns (66.945%)  route 5.135ns (33.055%))
  Logic Levels:           25  (CARRY4=20 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.793    -0.747    AM_BP_sec_3/clk_out1
    SLICE_X52Y150        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.332     1.041    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X49Y150        LUT6 (Prop_lut6_I0_O)        0.124     1.165 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         0.990     2.155    AM_BP_sec_3/sel0[2]
    SLICE_X48Y147        MUXF7 (Prop_muxf7_S_O)       0.276     2.431 r  AM_BP_sec_3/y_sum2__3_i_8__1/O
                         net (fo=1, routed)           0.880     3.311    AM_BP_sec_3/y_sum2__3_i_8__1_n_0
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     7.522 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.524    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     9.042 r  AM_BP_sec_3/y_sum2__4/P[20]
                         net (fo=2, routed)           1.117    10.159    AM_BP_sec_3/p_2_in[37]
    SLICE_X57Y150        LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  AM_BP_sec_3/y_sum[20]_i_10__1/O
                         net (fo=1, routed)           0.000    10.283    AM_BP_sec_3/y_sum[20]_i_10__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.815    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.043    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.157    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X57Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.271    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X57Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.584 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/O[3]
                         net (fo=2, routed)           0.814    12.398    AM_BP_sec_3/y_sum2__5[60]
    SLICE_X53Y156        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.106 r  AM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.106    AM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.220 r  AM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.220    AM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.334    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.448    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.562 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.676 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.676    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.790 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.790    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.904 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.904    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.018    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.132 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.132    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.246    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.360    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.474    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.787 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.787    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_4
    SLICE_X53Y169        FDRE                                         r  AM_BP_sec_3/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.651     8.631    AM_BP_sec_3/clk_out1
    SLICE_X53Y169        FDRE                                         r  AM_BP_sec_3/y_sum_reg[99]/C
                         clock pessimism              0.586     9.216    
                         clock uncertainty           -0.073     9.143    
    SLICE_X53Y169        FDRE (Setup_fdre_C_D)        0.062     9.205    AM_BP_sec_3/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                 -5.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[10].tw_scale_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][8]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.568    -0.596    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/aclk
    SLICE_X43Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[10].tw_scale_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[10].tw_scale_reg/Q
                         net (fo=1, routed)           0.143    -0.312    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[8]
    SLICE_X42Y94         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][8]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.838    -0.835    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X42Y94         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][8]_srl18/CLK
                         clock pessimism              0.255    -0.580    
    SLICE_X42Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.397    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][8]_srl18
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.256ns (55.760%)  route 0.203ns (44.240%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.555    -0.609    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X51Y77         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]/Q
                         net (fo=34, routed)          0.203    -0.265    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/f0.srl_sig_reg[1][0][0]
    SLICE_X55Y75         LUT2 (Prop_lut2_I0_O)        0.045    -0.220 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br_i_2__1/O
                         net (fo=1, routed)           0.000    -0.220    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br[0]
    SLICE_X55Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.150 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.150    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/br_inv_i[16]
    SLICE_X55Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.818    -0.855    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X55Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br/C
                         clock pessimism              0.504    -0.351    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.105    -0.246    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X65Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[7]/Q
                         net (fo=1, routed)           0.154    -0.307    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[40]
    SLICE_X66Y104        SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X66Y104        SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16/CLK
                         clock pessimism              0.253    -0.586    
    SLICE_X66Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.403    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.599    -0.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X79Y91         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.113    -0.311    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[4]
    SLICE_X80Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.873    -0.800    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X80Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/CLK
                         clock pessimism              0.275    -0.525    
    SLICE_X80Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.408    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.738%)  route 0.174ns (55.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X57Y94         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[15]/Q
                         net (fo=1, routed)           0.174    -0.284    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_data[15]
    SLICE_X54Y94         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X54Y94         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16/CLK
                         clock pessimism              0.275    -0.564    
    SLICE_X54Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.381    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.600    -0.564    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X79Y93         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[1].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.113    -0.310    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[12]
    SLICE_X80Y92         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.873    -0.800    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X80Y92         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13]_srl1/CLK
                         clock pessimism              0.275    -0.525    
    SLICE_X80Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.408    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13]_srl1
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X67Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.116    -0.363    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[7]
    SLICE_X66Y79         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.829    -0.844    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X66Y79         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CLK
                         clock pessimism              0.253    -0.591    
    SLICE_X66Y79         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.461    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.561    -0.603    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X67Y81         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.362    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[14]
    SLICE_X66Y80         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.830    -0.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X66Y80         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism              0.253    -0.590    
    SLICE_X66Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.460    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[2].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.599    -0.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X79Y91         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[2].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[2].ff_bi/Q
                         net (fo=1, routed)           0.113    -0.311    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[5]
    SLICE_X80Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.873    -0.800    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X80Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]_srl1/CLK
                         clock pessimism              0.275    -0.525    
    SLICE_X80Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.410    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]_srl1
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[3].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.554    -0.610    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X53Y72         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[3].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[3].ff_bi/Q
                         net (fo=1, routed)           0.154    -0.315    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[15]
    SLICE_X54Y72         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.821    -0.852    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X54Y72         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/CLK
                         clock pessimism              0.255    -0.597    
    SLICE_X54Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.414    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y27     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y27     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y26     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y26     ila_fm_stage_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y16     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y42     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y42     bram2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y74     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y75     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y75     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y75     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y75     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y73     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_5_5/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_4_4/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y70     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_5_5/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y71     fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.second_quarter_table_reg_0_63_7_7/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.015ns,  Total Violation       -0.015ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 8.119ns (52.999%)  route 7.200ns (47.001%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.764    14.343    xvga1/rgb[11]_i_3_n_0
    SLICE_X77Y114        LUT6 (Prop_lut6_I4_O)        0.124    14.467 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    14.467    xvga1_n_67
    SLICE_X77Y114        FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X77Y114        FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.078    14.421    
    SLICE_X77Y114        FDRE (Setup_fdre_C_D)        0.031    14.452    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.211ns  (logic 8.376ns (55.066%)  route 6.835ns (44.934%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.357    13.605 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.399    14.004    xvga1/rgb[1]_i_2_n_0
    SLICE_X77Y114        LUT6 (Prop_lut6_I2_O)        0.355    14.359 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.359    xvga1_n_74
    SLICE_X77Y114        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X77Y114        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.078    14.421    
    SLICE_X77Y114        FDRE (Setup_fdre_C_D)        0.029    14.450    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                         -14.359    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.238ns  (logic 8.119ns (53.282%)  route 7.119ns (46.718%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.683    14.262    xvga1/rgb[11]_i_3_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.124    14.386 r  xvga1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    14.386    xvga1_n_73
    SLICE_X74Y113        FDRE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X74Y113        FDRE                                         r  rgb_reg[2]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.078    14.421    
    SLICE_X74Y113        FDRE (Setup_fdre_C_D)        0.081    14.502    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.182ns  (logic 8.119ns (53.477%)  route 7.063ns (46.523%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 f  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 r  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.627    14.206    xvga1/rgb[11]_i_3_n_0
    SLICE_X77Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.330 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    14.330    xvga1_n_71
    SLICE_X77Y113        FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X77Y113        FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.078    14.421    
    SLICE_X77Y113        FDRE (Setup_fdre_C_D)        0.029    14.450    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                         -14.330    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.172ns  (logic 8.119ns (53.512%)  route 7.053ns (46.488%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.617    14.196    xvga1/rgb[11]_i_3_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.320 r  xvga1/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    14.320    xvga1_n_69
    SLICE_X74Y113        FDRE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X74Y113        FDRE                                         r  rgb_reg[6]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.078    14.421    
    SLICE_X74Y113        FDRE (Setup_fdre_C_D)        0.079    14.500    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -14.320    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.168ns  (logic 8.119ns (53.527%)  route 7.049ns (46.473%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.613    14.192    xvga1/rgb[11]_i_3_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.316 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    14.316    xvga1_n_70
    SLICE_X74Y113        FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X74Y113        FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.078    14.421    
    SLICE_X74Y113        FDRE (Setup_fdre_C_D)        0.079    14.500    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -14.316    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.001ns  (logic 8.119ns (54.122%)  route 6.882ns (45.878%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.446    14.025    xvga1/rgb[11]_i_3_n_0
    SLICE_X75Y114        LUT5 (Prop_lut5_I4_O)        0.124    14.149 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    14.149    xvga1_n_72
    SLICE_X75Y114        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X75Y114        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.078    14.421    
    SLICE_X75Y114        FDRE (Setup_fdre_C_D)        0.031    14.452    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.997ns  (logic 8.119ns (54.137%)  route 6.878ns (45.863%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.442    14.021    xvga1/rgb[11]_i_3_n_0
    SLICE_X75Y114        LUT6 (Prop_lut6_I4_O)        0.124    14.145 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    14.145    xvga1_n_65
    SLICE_X75Y114        FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X75Y114        FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.078    14.421    
    SLICE_X75Y114        FDRE (Setup_fdre_C_D)        0.029    14.450    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         14.450    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.993ns  (logic 8.119ns (54.151%)  route 6.874ns (45.849%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.438    14.017    xvga1/rgb[11]_i_3_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.141 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.141    xvga1_n_64
    SLICE_X74Y113        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X74Y113        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.078    14.421    
    SLICE_X74Y113        FDRE (Setup_fdre_C_D)        0.077    14.498    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -14.141    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.890ns  (logic 8.119ns (54.526%)  route 6.771ns (45.474%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.335    13.914    xvga1/rgb[11]_i_3_n_0
    SLICE_X75Y114        LUT6 (Prop_lut6_I4_O)        0.124    14.038 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    14.038    xvga1_n_66
    SLICE_X75Y114        FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X75Y114        FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.078    14.421    
    SLICE_X75Y114        FDRE (Setup_fdre_C_D)        0.032    14.453    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                  0.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 my_buffer/past_signal3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.548    -0.616    my_buffer/clk_out2
    SLICE_X61Y126        FDRE                                         r  my_buffer/past_signal3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  my_buffer/past_signal3_reg[7]/Q
                         net (fo=3, routed)           0.064    -0.411    my_buffer/past_signal3_reg[7]_0
    SLICE_X60Y126        LUT5 (Prop_lut5_I0_O)        0.045    -0.366 r  my_buffer/past_signal4[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    my_buffer/past_signal4[7]_i_1_n_0
    SLICE_X60Y126        FDRE                                         r  my_buffer/past_signal4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.816    -0.857    my_buffer/clk_out2
    SLICE_X60Y126        FDRE                                         r  my_buffer/past_signal4_reg[7]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X60Y126        FDRE (Hold_fdre_C_D)         0.121    -0.482    my_buffer/past_signal4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 my_trigger/state_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_trigger/state_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.630%)  route 0.097ns (34.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.584    -0.580    my_trigger/clk_out2
    SLICE_X79Y128        FDRE                                         r  my_trigger/state_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  my_trigger/state_signal_reg[1]/Q
                         net (fo=7, routed)           0.097    -0.342    my_trigger/state_signal_reg_n_0_[1]
    SLICE_X78Y128        LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  my_trigger/state_signal[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.297    my_trigger/state_signal[2]_i_1__0_n_0
    SLICE_X78Y128        FDRE                                         r  my_trigger/state_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.854    -0.819    my_trigger/clk_out2
    SLICE_X78Y128        FDRE                                         r  my_trigger/state_signal_reg[2]/C
                         clock pessimism              0.252    -0.567    
    SLICE_X78Y128        FDRE (Hold_fdre_C_D)         0.121    -0.446    my_trigger/state_signal_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 my_buffer/past_signal15_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal16_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.550    -0.614    my_buffer/clk_out2
    SLICE_X71Y123        FDRE                                         r  my_buffer/past_signal15_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  my_buffer/past_signal15_reg[4]/Q
                         net (fo=3, routed)           0.099    -0.374    my_buffer/past_signal15_reg[4]_0
    SLICE_X70Y123        LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  my_buffer/past_signal16[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    my_buffer/past_signal16[4]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  my_buffer/past_signal16_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X70Y123        FDRE                                         r  my_buffer/past_signal16_reg[4]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X70Y123        FDRE (Hold_fdre_C_D)         0.120    -0.481    my_buffer/past_signal16_reg[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 my_buffer/past_signal16_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal17_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.550    -0.614    my_buffer/clk_out2
    SLICE_X71Y123        FDRE                                         r  my_buffer/past_signal16_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  my_buffer/past_signal16_reg[5]/Q
                         net (fo=3, routed)           0.101    -0.372    my_buffer/past_signal16_reg[5]_0
    SLICE_X70Y123        LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  my_buffer/past_signal17[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    my_buffer/past_signal17[5]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  my_buffer/past_signal17_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X70Y123        FDRE                                         r  my_buffer/past_signal17_reg[5]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X70Y123        FDRE (Hold_fdre_C_D)         0.121    -0.480    my_buffer/past_signal17_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.774%)  route 0.229ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.556    -0.608    my_buffer/clk_out2
    SLICE_X62Y117        FDRE                                         r  my_buffer/frame2_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  my_buffer/frame2_addr_reg[6]/Q
                         net (fo=6, routed)           0.229    -0.216    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y47         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.866    -0.807    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y47         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.553    
    RAMB18_X1Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.370    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 my_buffer/past_signal11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.549%)  route 0.074ns (28.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.555    -0.609    my_buffer/clk_out2
    SLICE_X68Y131        FDRE                                         r  my_buffer/past_signal11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  my_buffer/past_signal11_reg[8]/Q
                         net (fo=3, routed)           0.074    -0.394    my_buffer/past_signal11_reg[8]_0
    SLICE_X69Y131        LUT5 (Prop_lut5_I0_O)        0.045    -0.349 r  my_buffer/past_signal12[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    my_buffer/past_signal12[8]_i_1_n_0
    SLICE_X69Y131        FDRE                                         r  my_buffer/past_signal12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.825    -0.848    my_buffer/clk_out2
    SLICE_X69Y131        FDRE                                         r  my_buffer/past_signal12_reg[8]/C
                         clock pessimism              0.252    -0.596    
    SLICE_X69Y131        FDRE (Hold_fdre_C_D)         0.092    -0.504    my_buffer/past_signal12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.588    -0.576    xvga1/clk_out2
    SLICE_X74Y112        FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.056    -0.356    blank
    SLICE_X74Y112        FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.813    clk_65mhz
    SLICE_X74Y112        FDRE                                         r  b_reg/C
                         clock pessimism              0.237    -0.576    
    SLICE_X74Y112        FDRE (Hold_fdre_C_D)         0.060    -0.516    b_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 my_buffer/past_signal10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal11_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.817%)  route 0.110ns (37.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.552    -0.612    my_buffer/clk_out2
    SLICE_X65Y128        FDRE                                         r  my_buffer/past_signal10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  my_buffer/past_signal10_reg[2]/Q
                         net (fo=3, routed)           0.110    -0.361    my_buffer/past_signal10_reg[2]_0
    SLICE_X66Y128        LUT5 (Prop_lut5_I0_O)        0.045    -0.316 r  my_buffer/past_signal11[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    my_buffer/past_signal11[2]_i_1_n_0
    SLICE_X66Y128        FDRE                                         r  my_buffer/past_signal11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.851    my_buffer/clk_out2
    SLICE_X66Y128        FDRE                                         r  my_buffer/past_signal11_reg[2]/C
                         clock pessimism              0.253    -0.598    
    SLICE_X66Y128        FDRE (Hold_fdre_C_D)         0.121    -0.477    my_buffer/past_signal11_reg[2]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 my_buffer/frame1_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.111%)  route 0.272ns (65.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.558    -0.606    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  my_buffer/frame1_addr_reg[6]/Q
                         net (fo=6, routed)           0.272    -0.193    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y49         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.813    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y49         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.538    
    RAMB18_X1Y49         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.355    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 my_buffer/past_signal12_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal13_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.611%)  route 0.111ns (37.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.554    -0.610    my_buffer/clk_out2
    SLICE_X69Y130        FDRE                                         r  my_buffer/past_signal12_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  my_buffer/past_signal12_reg[9]/Q
                         net (fo=3, routed)           0.111    -0.358    my_buffer/past_signal12_reg[9]_0
    SLICE_X70Y130        LUT5 (Prop_lut5_I0_O)        0.045    -0.313 r  my_buffer/past_signal13[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    my_buffer/past_signal13[9]_i_1_n_0
    SLICE_X70Y130        FDRE                                         r  my_buffer/past_signal13_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.824    -0.849    my_buffer/clk_out2
    SLICE_X70Y130        FDRE                                         r  my_buffer/past_signal13_reg[9]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X70Y130        FDRE (Hold_fdre_C_D)         0.121    -0.475    my_buffer/past_signal13_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y49     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y49     my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y47     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y47     my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y17   clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X60Y115    adjust_frequency/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X60Y115    adjust_frequency/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X60Y115    adjust_frequency/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X74Y114    rgb_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y157    encoder5_sw_debounce/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y157    encoder5_sw_debounce/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y157    encoder5_sw_debounce/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y157    encoder5_sw_debounce/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X60Y115    adjust_frequency/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X60Y115    adjust_frequency/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X60Y115    adjust_frequency/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y114    rgb_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X74Y114    rgb_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X75Y114    rgb_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X81Y109    adjust_frequency/center_frequency_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X81Y109    adjust_frequency/center_frequency_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y122    encoder3_dt_synchronize/out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y122    encoder3_dt_synchronize/sync_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y122    encoder3_dt_synchronize/sync_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y129    encoder5_clk_synchronize/sync_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y129    encoder5_clk_synchronize/sync_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y153    encoder5_sw_debounce/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y155    encoder5_sw_debounce/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y155    encoder5_sw_debounce/count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          614  Failing Endpoints,  Worst Slack       -8.592ns,  Total Violation    -1938.496ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.592ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.057ns  (logic 7.569ns (83.575%)  route 1.488ns (16.425%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 168.553 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.127 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.127    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.450 r  LO/phase_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.450    LO/phase_reg[28]_i_1_n_6
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.574   168.553    LO/clk_out1
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[29]/C
                         clock pessimism              0.395   168.948    
                         clock uncertainty           -0.199   168.749    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109   168.858    LO/phase_reg[29]
  -------------------------------------------------------------------
                         required time                        168.858    
                         arrival time                        -177.450    
  -------------------------------------------------------------------
                         slack                                 -8.592    

Slack (VIOLATED) :        -8.584ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.049ns  (logic 7.561ns (83.560%)  route 1.488ns (16.440%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 168.553 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.127 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.127    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.442 r  LO/phase_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.442    LO/phase_reg[28]_i_1_n_4
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.574   168.553    LO/clk_out1
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[31]/C
                         clock pessimism              0.395   168.948    
                         clock uncertainty           -0.199   168.749    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109   168.858    LO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                        168.858    
                         arrival time                        -177.442    
  -------------------------------------------------------------------
                         slack                                 -8.584    

Slack (VIOLATED) :        -8.508ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.973ns  (logic 7.485ns (83.421%)  route 1.488ns (16.579%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 168.553 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.127 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.127    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.366 r  LO/phase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.366    LO/phase_reg[28]_i_1_n_5
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.574   168.553    LO/clk_out1
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[30]/C
                         clock pessimism              0.395   168.948    
                         clock uncertainty           -0.199   168.749    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109   168.858    LO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                        168.858    
                         arrival time                        -177.366    
  -------------------------------------------------------------------
                         slack                                 -8.508    

Slack (VIOLATED) :        -8.488ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.953ns  (logic 7.465ns (83.384%)  route 1.488ns (16.616%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 168.553 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.127 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.127    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.346 r  LO/phase_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.346    LO/phase_reg[28]_i_1_n_7
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.574   168.553    LO/clk_out1
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[28]/C
                         clock pessimism              0.395   168.948    
                         clock uncertainty           -0.199   168.749    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109   168.858    LO/phase_reg[28]
  -------------------------------------------------------------------
                         required time                        168.858    
                         arrival time                        -177.346    
  -------------------------------------------------------------------
                         slack                                 -8.488    

Slack (VIOLATED) :        -8.473ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.940ns  (logic 7.452ns (83.360%)  route 1.488ns (16.640%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 168.555 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.333 r  LO/phase_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.333    LO/phase_reg[24]_i_1_n_6
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.576   168.555    LO/clk_out1
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[25]/C
                         clock pessimism              0.395   168.950    
                         clock uncertainty           -0.199   168.751    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.109   168.860    LO/phase_reg[25]
  -------------------------------------------------------------------
                         required time                        168.860    
                         arrival time                        -177.333    
  -------------------------------------------------------------------
                         slack                                 -8.473    

Slack (VIOLATED) :        -8.465ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.932ns  (logic 7.444ns (83.345%)  route 1.488ns (16.655%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 168.555 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.325 r  LO/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.325    LO/phase_reg[24]_i_1_n_4
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.576   168.555    LO/clk_out1
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[27]/C
                         clock pessimism              0.395   168.950    
                         clock uncertainty           -0.199   168.751    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.109   168.860    LO/phase_reg[27]
  -------------------------------------------------------------------
                         required time                        168.860    
                         arrival time                        -177.325    
  -------------------------------------------------------------------
                         slack                                 -8.465    

Slack (VIOLATED) :        -8.389ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.856ns  (logic 7.368ns (83.202%)  route 1.488ns (16.798%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 168.555 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.249 r  LO/phase_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.249    LO/phase_reg[24]_i_1_n_5
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.576   168.555    LO/clk_out1
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[26]/C
                         clock pessimism              0.395   168.950    
                         clock uncertainty           -0.199   168.751    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.109   168.860    LO/phase_reg[26]
  -------------------------------------------------------------------
                         required time                        168.860    
                         arrival time                        -177.249    
  -------------------------------------------------------------------
                         slack                                 -8.389    

Slack (VIOLATED) :        -8.369ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.836ns  (logic 7.348ns (83.164%)  route 1.488ns (16.836%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 168.555 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.229 r  LO/phase_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.229    LO/phase_reg[24]_i_1_n_7
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.576   168.555    LO/clk_out1
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[24]/C
                         clock pessimism              0.395   168.950    
                         clock uncertainty           -0.199   168.751    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.109   168.860    LO/phase_reg[24]
  -------------------------------------------------------------------
                         required time                        168.860    
                         arrival time                        -177.229    
  -------------------------------------------------------------------
                         slack                                 -8.369    

Slack (VIOLATED) :        -8.355ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.823ns  (logic 7.335ns (83.139%)  route 1.488ns (16.861%))
  Logic Levels:           12  (CARRY4=10 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 168.556 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.216 r  LO/phase_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.216    LO/phase_reg[20]_i_1_n_6
    SLICE_X78Y116        FDRE                                         r  LO/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.577   168.556    LO/clk_out1
    SLICE_X78Y116        FDRE                                         r  LO/phase_reg[21]/C
                         clock pessimism              0.395   168.951    
                         clock uncertainty           -0.199   168.752    
    SLICE_X78Y116        FDRE (Setup_fdre_C_D)        0.109   168.861    LO/phase_reg[21]
  -------------------------------------------------------------------
                         required time                        168.861    
                         arrival time                        -177.216    
  -------------------------------------------------------------------
                         slack                                 -8.355    

Slack (VIOLATED) :        -8.347ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.815ns  (logic 7.327ns (83.124%)  route 1.488ns (16.876%))
  Logic Levels:           12  (CARRY4=10 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 168.556 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.208 r  LO/phase_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.208    LO/phase_reg[20]_i_1_n_4
    SLICE_X78Y116        FDRE                                         r  LO/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.577   168.556    LO/clk_out1
    SLICE_X78Y116        FDRE                                         r  LO/phase_reg[23]/C
                         clock pessimism              0.395   168.951    
                         clock uncertainty           -0.199   168.752    
    SLICE_X78Y116        FDRE (Setup_fdre_C_D)        0.109   168.861    LO/phase_reg[23]
  -------------------------------------------------------------------
                         required time                        168.861    
                         arrival time                        -177.208    
  -------------------------------------------------------------------
                         slack                                 -8.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.292ns (37.229%)  route 0.492ns (62.771%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.548    -0.616    nolabel_line153/clk_out2
    SLICE_X55Y127        FDRE                                         r  nolabel_line153/volume_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  nolabel_line153/volume_out_reg[1]/Q
                         net (fo=21, routed)          0.492     0.004    condition_AM_for_DAC/audio_level[1]
    SLICE_X59Y124        LUT6 (Prop_lut6_I2_O)        0.099     0.103 r  condition_AM_for_DAC/audio_out[3]_i_3/O
                         net (fo=1, routed)           0.000     0.103    condition_AM_for_DAC/audio_out[3]_i_3_n_0
    SLICE_X59Y124        MUXF7 (Prop_muxf7_I1_O)      0.065     0.168 r  condition_AM_for_DAC/audio_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.168    condition_AM_for_DAC/audio_out_reg[3]_i_1_n_0
    SLICE_X59Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.815    -0.858    condition_AM_for_DAC/clk
    SLICE_X59Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[3]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.199    -0.102    
    SLICE_X59Y124        FDRE (Hold_fdre_C_D)         0.105     0.003    condition_AM_for_DAC/audio_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.144%)  route 0.636ns (81.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.586    -0.578    xvga1/clk_out2
    SLICE_X73Y112        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.636     0.199    vsync_synchronize/vsync
    SLICE_X54Y112        SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.823    -0.849    vsync_synchronize/clk_out1
    SLICE_X54Y112        SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.199    -0.093    
    SLICE_X54Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.024    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.300%)  route 0.687ns (78.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.687     0.229    AM_BP_sec_3/modulation_select_sw
    SLICE_X33Y153        LUT3 (Prop_lut3_I2_O)        0.045     0.274 r  AM_BP_sec_3/AM_peak_detect_i_2/O
                         net (fo=10, routed)          0.000     0.274    AM_peak_detect/sample_in[33]
    SLICE_X33Y153        FDRE                                         r  AM_peak_detect/past_val_reg[7][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.922    -0.751    AM_peak_detect/clk
    SLICE_X33Y153        FDRE                                         r  AM_peak_detect/past_val_reg[7][33]/C
                         clock pessimism              0.557    -0.194    
                         clock uncertainty            0.199     0.005    
    SLICE_X33Y153        FDRE (Hold_fdre_C_D)         0.092     0.097    AM_peak_detect/past_val_reg[7][33]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.248ns (30.438%)  route 0.567ns (69.562%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.548    -0.616    nolabel_line153/clk_out2
    SLICE_X55Y127        FDRE                                         r  nolabel_line153/volume_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  nolabel_line153/volume_out_reg[2]/Q
                         net (fo=20, routed)          0.567     0.092    condition_AM_for_DAC/audio_level[2]
    SLICE_X61Y124        LUT6 (Prop_lut6_I4_O)        0.045     0.137 r  condition_AM_for_DAC/audio_out[5]_i_2/O
                         net (fo=1, routed)           0.000     0.137    condition_AM_for_DAC/audio_out[5]_i_2_n_0
    SLICE_X61Y124        MUXF7 (Prop_muxf7_I0_O)      0.062     0.199 r  condition_AM_for_DAC/audio_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.199    condition_AM_for_DAC/audio_out_reg[5]_i_1_n_0
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.815    -0.858    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.199    -0.102    
    SLICE_X61Y124        FDRE (Hold_fdre_C_D)         0.105     0.003    condition_AM_for_DAC/audio_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.233%)  route 0.690ns (78.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.488     0.029    AM_BP_sec_3/modulation_select_sw
    SLICE_X33Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.074 r  AM_BP_sec_3/AM_peak_detect_i_5/O
                         net (fo=12, routed)          0.202     0.277    AM_peak_detect/sample_in[30]
    SLICE_X37Y152        FDRE                                         r  AM_peak_detect/past_val_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.922    -0.751    AM_peak_detect/clk
    SLICE_X37Y152        FDRE                                         r  AM_peak_detect/past_val_reg[0][30]/C
                         clock pessimism              0.557    -0.194    
                         clock uncertainty            0.199     0.005    
    SLICE_X37Y152        FDRE (Hold_fdre_C_D)         0.070     0.075    AM_peak_detect/past_val_reg[0][30]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.301ns (36.288%)  route 0.528ns (63.712%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.548    -0.616    nolabel_line153/clk_out2
    SLICE_X55Y127        FDRE                                         r  nolabel_line153/volume_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  nolabel_line153/volume_out_reg[1]/Q
                         net (fo=21, routed)          0.528     0.040    condition_AM_for_DAC/audio_level[1]
    SLICE_X61Y124        LUT6 (Prop_lut6_I2_O)        0.099     0.139 r  condition_AM_for_DAC/audio_out[6]_i_3/O
                         net (fo=1, routed)           0.000     0.139    condition_AM_for_DAC/audio_out[6]_i_3_n_0
    SLICE_X61Y124        MUXF7 (Prop_muxf7_I1_O)      0.074     0.213 r  condition_AM_for_DAC/audio_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.213    condition_AM_for_DAC/audio_out_reg[6]_i_1_n_0
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.815    -0.858    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.199    -0.102    
    SLICE_X61Y124        FDRE (Hold_fdre_C_D)         0.105     0.003    condition_AM_for_DAC/audio_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.038%)  route 0.621ns (76.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.343    -0.115    AM_BP_sec_3/modulation_select_sw
    SLICE_X33Y144        LUT3 (Prop_lut3_I2_O)        0.045    -0.070 r  AM_BP_sec_3/AM_peak_detect_i_35/O
                         net (fo=12, routed)          0.278     0.208    AM_peak_detect/sample_in[0]
    SLICE_X36Y143        FDRE                                         r  AM_peak_detect/past_val_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.835    -0.838    AM_peak_detect/clk
    SLICE_X36Y143        FDRE                                         r  AM_peak_detect/past_val_reg[0][0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.199    -0.082    
    SLICE_X36Y143        FDRE (Hold_fdre_C_D)         0.066    -0.016    AM_peak_detect/past_val_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.038%)  route 0.621ns (76.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.343    -0.115    AM_BP_sec_3/modulation_select_sw
    SLICE_X33Y144        LUT3 (Prop_lut3_I2_O)        0.045    -0.070 r  AM_BP_sec_3/AM_peak_detect_i_35/O
                         net (fo=12, routed)          0.278     0.208    AM_peak_detect/sample_in[0]
    SLICE_X37Y143        FDRE                                         r  AM_peak_detect/past_val_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.835    -0.838    AM_peak_detect/clk
    SLICE_X37Y143        FDRE                                         r  AM_peak_detect/past_val_reg[1][0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.199    -0.082    
    SLICE_X37Y143        FDRE (Hold_fdre_C_D)         0.066    -0.016    AM_peak_detect/past_val_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[4][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.625%)  route 0.716ns (79.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.501     0.043    AM_BP_sec_3/modulation_select_sw
    SLICE_X30Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.088 r  AM_BP_sec_3/AM_peak_detect_i_7/O
                         net (fo=12, routed)          0.215     0.303    AM_peak_detect/sample_in[28]
    SLICE_X31Y152        FDRE                                         r  AM_peak_detect/past_val_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.923    -0.750    AM_peak_detect/clk
    SLICE_X31Y152        FDRE                                         r  AM_peak_detect/past_val_reg[4][28]/C
                         clock pessimism              0.557    -0.193    
                         clock uncertainty            0.199     0.006    
    SLICE_X31Y152        FDRE (Hold_fdre_C_D)         0.070     0.076    AM_peak_detect/past_val_reg[4][28]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.574%)  route 0.718ns (79.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.508     0.050    AM_BP_sec_3/modulation_select_sw
    SLICE_X31Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.095 r  AM_BP_sec_3/AM_peak_detect_i_9/O
                         net (fo=12, routed)          0.210     0.305    AM_peak_detect/sample_in[26]
    SLICE_X29Y152        FDRE                                         r  AM_peak_detect/past_val_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.924    -0.749    AM_peak_detect/clk
    SLICE_X29Y152        FDRE                                         r  AM_peak_detect/past_val_reg[0][26]/C
                         clock pessimism              0.557    -0.192    
                         clock uncertainty            0.199     0.007    
    SLICE_X29Y152        FDRE (Hold_fdre_C_D)         0.070     0.077    AM_peak_detect/past_val_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.664ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.664ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.116ns  (logic 0.478ns (42.843%)  route 0.638ns (57.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X12Y119        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.638     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X12Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y118        FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -1.116    
  -------------------------------------------------------------------
                         slack                                 31.664    

Slack (MET) :             31.751ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.984ns  (logic 0.478ns (48.559%)  route 0.506ns (51.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X10Y125        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.506     0.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X9Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y125         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                 31.751    

Slack (MET) :             31.782ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.954ns  (logic 0.478ns (50.084%)  route 0.476ns (49.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X12Y119        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.476     0.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X11Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y119        FDCE (Setup_fdce_C_D)       -0.264    32.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.736    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                 31.782    

Slack (MET) :             31.807ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.923ns  (logic 0.478ns (51.806%)  route 0.445ns (48.194%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X10Y125        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.445     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X9Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y125         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                 31.807    

Slack (MET) :             31.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.988ns  (logic 0.518ns (52.411%)  route 0.470ns (47.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X10Y125        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.470     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X9Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y125         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 31.917    

Slack (MET) :             31.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.958ns  (logic 0.518ns (54.065%)  route 0.440ns (45.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X12Y119        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.440     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X11Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y119        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.958    
  -------------------------------------------------------------------
                         slack                                 31.949    

Slack (MET) :             31.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.988ns  (logic 0.518ns (52.411%)  route 0.470ns (47.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X10Y125        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.470     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X8Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y125         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 31.965    

Slack (MET) :             31.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.974ns  (logic 0.518ns (53.208%)  route 0.456ns (46.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.456     0.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X12Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y118        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                 31.979    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         3681  Failing Endpoints,  Worst Slack       -5.790ns,  Total Violation    -9767.430ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.790ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.758ns  (logic 10.510ns (66.697%)  route 5.248ns (33.303%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.781 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.781    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_0
    SLICE_X36Y195        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.004 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[100]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    15.004    FM_stage_1/FM_BP_sec_2/y_sum_reg[100]_i_1__0_n_7
    SLICE_X36Y195        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y195        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[100]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y195        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -15.004    
  -------------------------------------------------------------------
                         slack                                 -5.790    

Slack (VIOLATED) :        -5.787ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.755ns  (logic 10.507ns (66.690%)  route 5.248ns (33.310%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.001 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    15.001    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_6
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[97]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y194        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                 -5.787    

Slack (VIOLATED) :        -5.766ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.734ns  (logic 10.486ns (66.646%)  route 5.248ns (33.354%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.980 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    14.980    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_4
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[99]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y194        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -14.980    
  -------------------------------------------------------------------
                         slack                                 -5.766    

Slack (VIOLATED) :        -5.692ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.660ns  (logic 10.412ns (66.488%)  route 5.248ns (33.512%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.906 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    14.906    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_5
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[98]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y194        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -14.906    
  -------------------------------------------------------------------
                         slack                                 -5.692    

Slack (VIOLATED) :        -5.676ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.644ns  (logic 10.396ns (66.454%)  route 5.248ns (33.546%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.890 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    14.890    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_7
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y194        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -14.890    
  -------------------------------------------------------------------
                         slack                                 -5.676    

Slack (VIOLATED) :        -5.673ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.641ns  (logic 10.393ns (66.447%)  route 5.248ns (33.553%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.887 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    14.887    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_6
    SLICE_X36Y193        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y193        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[93]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y193        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                 -5.673    

Slack (VIOLATED) :        -5.652ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.620ns  (logic 10.372ns (66.402%)  route 5.248ns (33.598%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.866 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    14.866    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_4
    SLICE_X36Y193        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y193        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[95]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y193        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -14.866    
  -------------------------------------------------------------------
                         slack                                 -5.652    

Slack (VIOLATED) :        -5.607ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.558ns  (logic 10.423ns (66.996%)  route 5.135ns (33.004%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.793    -0.747    AM_BP_sec_3/clk_out1
    SLICE_X52Y150        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.332     1.041    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X49Y150        LUT6 (Prop_lut6_I0_O)        0.124     1.165 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         0.990     2.155    AM_BP_sec_3/sel0[2]
    SLICE_X48Y147        MUXF7 (Prop_muxf7_S_O)       0.276     2.431 r  AM_BP_sec_3/y_sum2__3_i_8__1/O
                         net (fo=1, routed)           0.880     3.311    AM_BP_sec_3/y_sum2__3_i_8__1_n_0
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     7.522 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.524    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     9.042 r  AM_BP_sec_3/y_sum2__4/P[20]
                         net (fo=2, routed)           1.117    10.159    AM_BP_sec_3/p_2_in[37]
    SLICE_X57Y150        LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  AM_BP_sec_3/y_sum[20]_i_10__1/O
                         net (fo=1, routed)           0.000    10.283    AM_BP_sec_3/y_sum[20]_i_10__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.815    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.043    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.157    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X57Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.271    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X57Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.584 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/O[3]
                         net (fo=2, routed)           0.814    12.398    AM_BP_sec_3/y_sum2__5[60]
    SLICE_X53Y156        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.106 r  AM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.106    AM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.220 r  AM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.220    AM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.334    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.448    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.562 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.676 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.676    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.790 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.790    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.904 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.904    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.018    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.132 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.132    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.246    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.360    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.474    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.588    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_0
    SLICE_X53Y170        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.811 r  AM_BP_sec_3/y_sum_reg[100]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.811    AM_BP_sec_3/y_sum_reg[100]_i_1__1_n_7
    SLICE_X53Y170        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.651     8.631    AM_BP_sec_3/clk_out1
    SLICE_X53Y170        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/C
                         clock pessimism              0.586     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X53Y170        FDRE (Setup_fdre_C_D)        0.062     9.204    AM_BP_sec_3/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                         -14.811    
  -------------------------------------------------------------------
                         slack                                 -5.607    

Slack (VIOLATED) :        -5.604ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.555ns  (logic 10.420ns (66.990%)  route 5.135ns (33.010%))
  Logic Levels:           25  (CARRY4=20 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.793    -0.747    AM_BP_sec_3/clk_out1
    SLICE_X52Y150        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.332     1.041    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X49Y150        LUT6 (Prop_lut6_I0_O)        0.124     1.165 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         0.990     2.155    AM_BP_sec_3/sel0[2]
    SLICE_X48Y147        MUXF7 (Prop_muxf7_S_O)       0.276     2.431 r  AM_BP_sec_3/y_sum2__3_i_8__1/O
                         net (fo=1, routed)           0.880     3.311    AM_BP_sec_3/y_sum2__3_i_8__1_n_0
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     7.522 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.524    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     9.042 r  AM_BP_sec_3/y_sum2__4/P[20]
                         net (fo=2, routed)           1.117    10.159    AM_BP_sec_3/p_2_in[37]
    SLICE_X57Y150        LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  AM_BP_sec_3/y_sum[20]_i_10__1/O
                         net (fo=1, routed)           0.000    10.283    AM_BP_sec_3/y_sum[20]_i_10__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.815    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.043    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.157    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X57Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.271    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X57Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.584 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/O[3]
                         net (fo=2, routed)           0.814    12.398    AM_BP_sec_3/y_sum2__5[60]
    SLICE_X53Y156        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.106 r  AM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.106    AM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.220 r  AM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.220    AM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.334    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.448    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.562 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.676 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.676    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.790 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.790    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.904 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.904    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.018    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.132 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.132    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.246    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.360    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.474    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.808 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.808    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_6
    SLICE_X53Y169        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.651     8.631    AM_BP_sec_3/clk_out1
    SLICE_X53Y169        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/C
                         clock pessimism              0.586     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X53Y169        FDRE (Setup_fdre_C_D)        0.062     9.204    AM_BP_sec_3/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                         -14.808    
  -------------------------------------------------------------------
                         slack                                 -5.604    

Slack (VIOLATED) :        -5.583ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.534ns  (logic 10.399ns (66.945%)  route 5.135ns (33.055%))
  Logic Levels:           25  (CARRY4=20 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.793    -0.747    AM_BP_sec_3/clk_out1
    SLICE_X52Y150        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.332     1.041    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X49Y150        LUT6 (Prop_lut6_I0_O)        0.124     1.165 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         0.990     2.155    AM_BP_sec_3/sel0[2]
    SLICE_X48Y147        MUXF7 (Prop_muxf7_S_O)       0.276     2.431 r  AM_BP_sec_3/y_sum2__3_i_8__1/O
                         net (fo=1, routed)           0.880     3.311    AM_BP_sec_3/y_sum2__3_i_8__1_n_0
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     7.522 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.524    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     9.042 r  AM_BP_sec_3/y_sum2__4/P[20]
                         net (fo=2, routed)           1.117    10.159    AM_BP_sec_3/p_2_in[37]
    SLICE_X57Y150        LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  AM_BP_sec_3/y_sum[20]_i_10__1/O
                         net (fo=1, routed)           0.000    10.283    AM_BP_sec_3/y_sum[20]_i_10__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.815    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.043    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.157    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X57Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.271    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X57Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.584 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/O[3]
                         net (fo=2, routed)           0.814    12.398    AM_BP_sec_3/y_sum2__5[60]
    SLICE_X53Y156        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.106 r  AM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.106    AM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.220 r  AM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.220    AM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.334    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.448    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.562 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.676 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.676    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.790 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.790    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.904 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.904    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.018    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.132 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.132    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.246    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.360    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.474    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.787 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.787    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_4
    SLICE_X53Y169        FDRE                                         r  AM_BP_sec_3/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.651     8.631    AM_BP_sec_3/clk_out1
    SLICE_X53Y169        FDRE                                         r  AM_BP_sec_3/y_sum_reg[99]/C
                         clock pessimism              0.586     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X53Y169        FDRE (Setup_fdre_C_D)        0.062     9.204    AM_BP_sec_3/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                 -5.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[10].tw_scale_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][8]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.568    -0.596    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/aclk
    SLICE_X43Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[10].tw_scale_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[10].tw_scale_reg/Q
                         net (fo=1, routed)           0.143    -0.312    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[8]
    SLICE_X42Y94         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][8]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.838    -0.835    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X42Y94         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][8]_srl18/CLK
                         clock pessimism              0.255    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X42Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.323    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][8]_srl18
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.256ns (55.760%)  route 0.203ns (44.240%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.555    -0.609    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X51Y77         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]/Q
                         net (fo=34, routed)          0.203    -0.265    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/f0.srl_sig_reg[1][0][0]
    SLICE_X55Y75         LUT2 (Prop_lut2_I0_O)        0.045    -0.220 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br_i_2__1/O
                         net (fo=1, routed)           0.000    -0.220    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br[0]
    SLICE_X55Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.150 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.150    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/br_inv_i[16]
    SLICE_X55Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.818    -0.855    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X55Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br/C
                         clock pessimism              0.504    -0.351    
                         clock uncertainty            0.074    -0.277    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.105    -0.172    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X65Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[7]/Q
                         net (fo=1, routed)           0.154    -0.307    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[40]
    SLICE_X66Y104        SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X66Y104        SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16/CLK
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X66Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.329    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.599    -0.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X79Y91         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.113    -0.311    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[4]
    SLICE_X80Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.873    -0.800    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X80Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/CLK
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X80Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.334    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.738%)  route 0.174ns (55.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X57Y94         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[15]/Q
                         net (fo=1, routed)           0.174    -0.284    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_data[15]
    SLICE_X54Y94         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X54Y94         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16/CLK
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X54Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.307    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.600    -0.564    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X79Y93         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[1].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.113    -0.310    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[12]
    SLICE_X80Y92         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.873    -0.800    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X80Y92         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13]_srl1/CLK
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X80Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.334    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13]_srl1
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X67Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.116    -0.363    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[7]
    SLICE_X66Y79         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.829    -0.844    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X66Y79         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CLK
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X66Y79         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.387    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.561    -0.603    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X67Y81         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.362    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[14]
    SLICE_X66Y80         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.830    -0.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X66Y80         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X66Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.386    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[2].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.599    -0.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X79Y91         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[2].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[2].ff_bi/Q
                         net (fo=1, routed)           0.113    -0.311    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[5]
    SLICE_X80Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.873    -0.800    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X80Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]_srl1/CLK
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X80Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.336    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]_srl1
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[3].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.554    -0.610    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X53Y72         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[3].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[3].ff_bi/Q
                         net (fo=1, routed)           0.154    -0.315    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[15]
    SLICE_X54Y72         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.821    -0.852    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X54Y72         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X54Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.340    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.025    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          614  Failing Endpoints,  Worst Slack       -8.591ns,  Total Violation    -1937.674ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.591ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.057ns  (logic 7.569ns (83.575%)  route 1.488ns (16.425%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 168.553 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.127 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.127    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.450 r  LO/phase_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.450    LO/phase_reg[28]_i_1_n_6
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.574   168.553    LO/clk_out1
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[29]/C
                         clock pessimism              0.395   168.948    
                         clock uncertainty           -0.198   168.750    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109   168.859    LO/phase_reg[29]
  -------------------------------------------------------------------
                         required time                        168.859    
                         arrival time                        -177.450    
  -------------------------------------------------------------------
                         slack                                 -8.591    

Slack (VIOLATED) :        -8.583ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.049ns  (logic 7.561ns (83.560%)  route 1.488ns (16.440%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 168.553 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.127 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.127    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.442 r  LO/phase_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.442    LO/phase_reg[28]_i_1_n_4
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.574   168.553    LO/clk_out1
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[31]/C
                         clock pessimism              0.395   168.948    
                         clock uncertainty           -0.198   168.750    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109   168.859    LO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                        168.859    
                         arrival time                        -177.442    
  -------------------------------------------------------------------
                         slack                                 -8.583    

Slack (VIOLATED) :        -8.507ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.973ns  (logic 7.485ns (83.421%)  route 1.488ns (16.579%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 168.553 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.127 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.127    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.366 r  LO/phase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.366    LO/phase_reg[28]_i_1_n_5
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.574   168.553    LO/clk_out1
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[30]/C
                         clock pessimism              0.395   168.948    
                         clock uncertainty           -0.198   168.750    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109   168.859    LO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                        168.859    
                         arrival time                        -177.366    
  -------------------------------------------------------------------
                         slack                                 -8.507    

Slack (VIOLATED) :        -8.487ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.953ns  (logic 7.465ns (83.384%)  route 1.488ns (16.616%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 168.553 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.127 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.127    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.346 r  LO/phase_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.346    LO/phase_reg[28]_i_1_n_7
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.574   168.553    LO/clk_out1
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[28]/C
                         clock pessimism              0.395   168.948    
                         clock uncertainty           -0.198   168.750    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109   168.859    LO/phase_reg[28]
  -------------------------------------------------------------------
                         required time                        168.859    
                         arrival time                        -177.346    
  -------------------------------------------------------------------
                         slack                                 -8.487    

Slack (VIOLATED) :        -8.472ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.940ns  (logic 7.452ns (83.360%)  route 1.488ns (16.640%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 168.555 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.333 r  LO/phase_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.333    LO/phase_reg[24]_i_1_n_6
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.576   168.555    LO/clk_out1
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[25]/C
                         clock pessimism              0.395   168.950    
                         clock uncertainty           -0.198   168.752    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.109   168.861    LO/phase_reg[25]
  -------------------------------------------------------------------
                         required time                        168.861    
                         arrival time                        -177.333    
  -------------------------------------------------------------------
                         slack                                 -8.472    

Slack (VIOLATED) :        -8.464ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.932ns  (logic 7.444ns (83.345%)  route 1.488ns (16.655%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 168.555 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.325 r  LO/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.325    LO/phase_reg[24]_i_1_n_4
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.576   168.555    LO/clk_out1
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[27]/C
                         clock pessimism              0.395   168.950    
                         clock uncertainty           -0.198   168.752    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.109   168.861    LO/phase_reg[27]
  -------------------------------------------------------------------
                         required time                        168.861    
                         arrival time                        -177.325    
  -------------------------------------------------------------------
                         slack                                 -8.464    

Slack (VIOLATED) :        -8.388ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.856ns  (logic 7.368ns (83.202%)  route 1.488ns (16.798%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 168.555 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.249 r  LO/phase_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.249    LO/phase_reg[24]_i_1_n_5
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.576   168.555    LO/clk_out1
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[26]/C
                         clock pessimism              0.395   168.950    
                         clock uncertainty           -0.198   168.752    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.109   168.861    LO/phase_reg[26]
  -------------------------------------------------------------------
                         required time                        168.861    
                         arrival time                        -177.249    
  -------------------------------------------------------------------
                         slack                                 -8.388    

Slack (VIOLATED) :        -8.368ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.836ns  (logic 7.348ns (83.164%)  route 1.488ns (16.836%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 168.555 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.229 r  LO/phase_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.229    LO/phase_reg[24]_i_1_n_7
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.576   168.555    LO/clk_out1
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[24]/C
                         clock pessimism              0.395   168.950    
                         clock uncertainty           -0.198   168.752    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.109   168.861    LO/phase_reg[24]
  -------------------------------------------------------------------
                         required time                        168.861    
                         arrival time                        -177.229    
  -------------------------------------------------------------------
                         slack                                 -8.368    

Slack (VIOLATED) :        -8.354ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.823ns  (logic 7.335ns (83.139%)  route 1.488ns (16.861%))
  Logic Levels:           12  (CARRY4=10 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 168.556 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.216 r  LO/phase_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.216    LO/phase_reg[20]_i_1_n_6
    SLICE_X78Y116        FDRE                                         r  LO/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.577   168.556    LO/clk_out1
    SLICE_X78Y116        FDRE                                         r  LO/phase_reg[21]/C
                         clock pessimism              0.395   168.951    
                         clock uncertainty           -0.198   168.753    
    SLICE_X78Y116        FDRE (Setup_fdre_C_D)        0.109   168.862    LO/phase_reg[21]
  -------------------------------------------------------------------
                         required time                        168.862    
                         arrival time                        -177.216    
  -------------------------------------------------------------------
                         slack                                 -8.354    

Slack (VIOLATED) :        -8.346ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.815ns  (logic 7.327ns (83.124%)  route 1.488ns (16.876%))
  Logic Levels:           12  (CARRY4=10 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 168.556 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.208 r  LO/phase_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.208    LO/phase_reg[20]_i_1_n_4
    SLICE_X78Y116        FDRE                                         r  LO/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.577   168.556    LO/clk_out1
    SLICE_X78Y116        FDRE                                         r  LO/phase_reg[23]/C
                         clock pessimism              0.395   168.951    
                         clock uncertainty           -0.198   168.753    
    SLICE_X78Y116        FDRE (Setup_fdre_C_D)        0.109   168.862    LO/phase_reg[23]
  -------------------------------------------------------------------
                         required time                        168.862    
                         arrival time                        -177.208    
  -------------------------------------------------------------------
                         slack                                 -8.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.292ns (37.229%)  route 0.492ns (62.771%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.548    -0.616    nolabel_line153/clk_out2
    SLICE_X55Y127        FDRE                                         r  nolabel_line153/volume_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  nolabel_line153/volume_out_reg[1]/Q
                         net (fo=21, routed)          0.492     0.004    condition_AM_for_DAC/audio_level[1]
    SLICE_X59Y124        LUT6 (Prop_lut6_I2_O)        0.099     0.103 r  condition_AM_for_DAC/audio_out[3]_i_3/O
                         net (fo=1, routed)           0.000     0.103    condition_AM_for_DAC/audio_out[3]_i_3_n_0
    SLICE_X59Y124        MUXF7 (Prop_muxf7_I1_O)      0.065     0.168 r  condition_AM_for_DAC/audio_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.168    condition_AM_for_DAC/audio_out_reg[3]_i_1_n_0
    SLICE_X59Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.815    -0.858    condition_AM_for_DAC/clk
    SLICE_X59Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[3]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.198    -0.104    
    SLICE_X59Y124        FDRE (Hold_fdre_C_D)         0.105     0.001    condition_AM_for_DAC/audio_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.144%)  route 0.636ns (81.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.586    -0.578    xvga1/clk_out2
    SLICE_X73Y112        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.636     0.199    vsync_synchronize/vsync
    SLICE_X54Y112        SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.823    -0.849    vsync_synchronize/clk_out1
    SLICE_X54Y112        SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.198    -0.095    
    SLICE_X54Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.022    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.300%)  route 0.687ns (78.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.687     0.229    AM_BP_sec_3/modulation_select_sw
    SLICE_X33Y153        LUT3 (Prop_lut3_I2_O)        0.045     0.274 r  AM_BP_sec_3/AM_peak_detect_i_2/O
                         net (fo=10, routed)          0.000     0.274    AM_peak_detect/sample_in[33]
    SLICE_X33Y153        FDRE                                         r  AM_peak_detect/past_val_reg[7][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.922    -0.751    AM_peak_detect/clk
    SLICE_X33Y153        FDRE                                         r  AM_peak_detect/past_val_reg[7][33]/C
                         clock pessimism              0.557    -0.194    
                         clock uncertainty            0.198     0.004    
    SLICE_X33Y153        FDRE (Hold_fdre_C_D)         0.092     0.096    AM_peak_detect/past_val_reg[7][33]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.248ns (30.438%)  route 0.567ns (69.562%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.548    -0.616    nolabel_line153/clk_out2
    SLICE_X55Y127        FDRE                                         r  nolabel_line153/volume_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  nolabel_line153/volume_out_reg[2]/Q
                         net (fo=20, routed)          0.567     0.092    condition_AM_for_DAC/audio_level[2]
    SLICE_X61Y124        LUT6 (Prop_lut6_I4_O)        0.045     0.137 r  condition_AM_for_DAC/audio_out[5]_i_2/O
                         net (fo=1, routed)           0.000     0.137    condition_AM_for_DAC/audio_out[5]_i_2_n_0
    SLICE_X61Y124        MUXF7 (Prop_muxf7_I0_O)      0.062     0.199 r  condition_AM_for_DAC/audio_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.199    condition_AM_for_DAC/audio_out_reg[5]_i_1_n_0
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.815    -0.858    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.198    -0.104    
    SLICE_X61Y124        FDRE (Hold_fdre_C_D)         0.105     0.001    condition_AM_for_DAC/audio_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.233%)  route 0.690ns (78.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.488     0.029    AM_BP_sec_3/modulation_select_sw
    SLICE_X33Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.074 r  AM_BP_sec_3/AM_peak_detect_i_5/O
                         net (fo=12, routed)          0.202     0.277    AM_peak_detect/sample_in[30]
    SLICE_X37Y152        FDRE                                         r  AM_peak_detect/past_val_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.922    -0.751    AM_peak_detect/clk
    SLICE_X37Y152        FDRE                                         r  AM_peak_detect/past_val_reg[0][30]/C
                         clock pessimism              0.557    -0.194    
                         clock uncertainty            0.198     0.004    
    SLICE_X37Y152        FDRE (Hold_fdre_C_D)         0.070     0.074    AM_peak_detect/past_val_reg[0][30]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.301ns (36.288%)  route 0.528ns (63.712%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.548    -0.616    nolabel_line153/clk_out2
    SLICE_X55Y127        FDRE                                         r  nolabel_line153/volume_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  nolabel_line153/volume_out_reg[1]/Q
                         net (fo=21, routed)          0.528     0.040    condition_AM_for_DAC/audio_level[1]
    SLICE_X61Y124        LUT6 (Prop_lut6_I2_O)        0.099     0.139 r  condition_AM_for_DAC/audio_out[6]_i_3/O
                         net (fo=1, routed)           0.000     0.139    condition_AM_for_DAC/audio_out[6]_i_3_n_0
    SLICE_X61Y124        MUXF7 (Prop_muxf7_I1_O)      0.074     0.213 r  condition_AM_for_DAC/audio_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.213    condition_AM_for_DAC/audio_out_reg[6]_i_1_n_0
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.815    -0.858    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.198    -0.104    
    SLICE_X61Y124        FDRE (Hold_fdre_C_D)         0.105     0.001    condition_AM_for_DAC/audio_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.038%)  route 0.621ns (76.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.343    -0.115    AM_BP_sec_3/modulation_select_sw
    SLICE_X33Y144        LUT3 (Prop_lut3_I2_O)        0.045    -0.070 r  AM_BP_sec_3/AM_peak_detect_i_35/O
                         net (fo=12, routed)          0.278     0.208    AM_peak_detect/sample_in[0]
    SLICE_X36Y143        FDRE                                         r  AM_peak_detect/past_val_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.835    -0.838    AM_peak_detect/clk
    SLICE_X36Y143        FDRE                                         r  AM_peak_detect/past_val_reg[0][0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.198    -0.084    
    SLICE_X36Y143        FDRE (Hold_fdre_C_D)         0.066    -0.018    AM_peak_detect/past_val_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.038%)  route 0.621ns (76.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.343    -0.115    AM_BP_sec_3/modulation_select_sw
    SLICE_X33Y144        LUT3 (Prop_lut3_I2_O)        0.045    -0.070 r  AM_BP_sec_3/AM_peak_detect_i_35/O
                         net (fo=12, routed)          0.278     0.208    AM_peak_detect/sample_in[0]
    SLICE_X37Y143        FDRE                                         r  AM_peak_detect/past_val_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.835    -0.838    AM_peak_detect/clk
    SLICE_X37Y143        FDRE                                         r  AM_peak_detect/past_val_reg[1][0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.198    -0.084    
    SLICE_X37Y143        FDRE (Hold_fdre_C_D)         0.066    -0.018    AM_peak_detect/past_val_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[4][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.625%)  route 0.716ns (79.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.501     0.043    AM_BP_sec_3/modulation_select_sw
    SLICE_X30Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.088 r  AM_BP_sec_3/AM_peak_detect_i_7/O
                         net (fo=12, routed)          0.215     0.303    AM_peak_detect/sample_in[28]
    SLICE_X31Y152        FDRE                                         r  AM_peak_detect/past_val_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.923    -0.750    AM_peak_detect/clk
    SLICE_X31Y152        FDRE                                         r  AM_peak_detect/past_val_reg[4][28]/C
                         clock pessimism              0.557    -0.193    
                         clock uncertainty            0.198     0.005    
    SLICE_X31Y152        FDRE (Hold_fdre_C_D)         0.070     0.075    AM_peak_detect/past_val_reg[4][28]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.574%)  route 0.718ns (79.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.508     0.050    AM_BP_sec_3/modulation_select_sw
    SLICE_X31Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.095 r  AM_BP_sec_3/AM_peak_detect_i_9/O
                         net (fo=12, routed)          0.210     0.305    AM_peak_detect/sample_in[26]
    SLICE_X29Y152        FDRE                                         r  AM_peak_detect/past_val_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.924    -0.749    AM_peak_detect/clk
    SLICE_X29Y152        FDRE                                         r  AM_peak_detect/past_val_reg[0][26]/C
                         clock pessimism              0.557    -0.192    
                         clock uncertainty            0.198     0.006    
    SLICE_X29Y152        FDRE (Hold_fdre_C_D)         0.070     0.076    AM_peak_detect/past_val_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :          423  Failing Endpoints,  Worst Slack       -5.352ns,  Total Violation    -1857.761ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.352ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.645ns  (logic 2.204ns (39.041%)  route 3.441ns (60.959%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.549    34.704    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X67Y116        FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X67Y116        FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.199    29.433    
    SLICE_X67Y116        FDCE (Setup_fdce_C_D)       -0.081    29.352    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         29.352    
                         arrival time                         -34.704    
  -------------------------------------------------------------------
                         slack                                 -5.352    

Slack (VIOLATED) :        -5.343ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.513ns  (logic 2.204ns (39.982%)  route 3.309ns (60.018%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.416    34.571    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y116        FDRE                                         r  my_buffer/frame1_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X64Y116        FDRE                                         r  my_buffer/frame1_addr_reg[0]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.199    29.433    
    SLICE_X64Y116        FDRE (Setup_fdre_C_CE)      -0.205    29.228    my_buffer/frame1_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                         -34.571    
  -------------------------------------------------------------------
                         slack                                 -5.343    

Slack (VIOLATED) :        -5.343ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.513ns  (logic 2.204ns (39.982%)  route 3.309ns (60.018%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.416    34.571    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y116        FDRE                                         r  my_buffer/frame1_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X64Y116        FDRE                                         r  my_buffer/frame1_addr_reg[2]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.199    29.433    
    SLICE_X64Y116        FDRE (Setup_fdre_C_CE)      -0.205    29.228    my_buffer/frame1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                         -34.571    
  -------------------------------------------------------------------
                         slack                                 -5.343    

Slack (VIOLATED) :        -5.293ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.463ns  (logic 2.204ns (40.343%)  route 3.259ns (59.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 29.238 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    34.522    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    29.238    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[1]/C
                         clock pessimism              0.395    29.634    
                         clock uncertainty           -0.199    29.434    
    SLICE_X64Y115        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/frame1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                 -5.293    

Slack (VIOLATED) :        -5.293ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.463ns  (logic 2.204ns (40.343%)  route 3.259ns (59.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 29.238 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    34.522    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    29.238    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[6]/C
                         clock pessimism              0.395    29.634    
                         clock uncertainty           -0.199    29.434    
    SLICE_X64Y115        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/frame1_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                 -5.293    

Slack (VIOLATED) :        -5.293ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.463ns  (logic 2.204ns (40.343%)  route 3.259ns (59.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 29.238 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    34.522    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    29.238    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[7]/C
                         clock pessimism              0.395    29.634    
                         clock uncertainty           -0.199    29.434    
    SLICE_X64Y115        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/frame1_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                 -5.293    

Slack (VIOLATED) :        -5.293ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.463ns  (logic 2.204ns (40.343%)  route 3.259ns (59.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 29.238 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    34.522    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    29.238    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[9]/C
                         clock pessimism              0.395    29.634    
                         clock uncertainty           -0.199    29.434    
    SLICE_X64Y115        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/frame1_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                 -5.293    

Slack (VIOLATED) :        -5.276ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.441ns  (logic 2.204ns (40.506%)  route 3.237ns (59.494%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 29.233 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.738    33.860    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.124    33.984 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.517    34.500    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X63Y118        FDRE                                         r  my_buffer/frame2_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.485    29.233    my_buffer/clk_out2
    SLICE_X63Y118        FDRE                                         r  my_buffer/frame2_addr_reg[4]/C
                         clock pessimism              0.395    29.629    
                         clock uncertainty           -0.199    29.429    
    SLICE_X63Y118        FDRE (Setup_fdre_C_CE)      -0.205    29.224    my_buffer/frame2_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         29.224    
                         arrival time                         -34.500    
  -------------------------------------------------------------------
                         slack                                 -5.276    

Slack (VIOLATED) :        -5.268ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.473ns  (logic 2.204ns (40.273%)  route 3.269ns (59.727%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 29.236 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.377    34.532    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X62Y116        FDRE                                         r  my_buffer/frame1_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    29.236    my_buffer/clk_out2
    SLICE_X62Y116        FDRE                                         r  my_buffer/frame1_addr_reg[3]/C
                         clock pessimism              0.395    29.632    
                         clock uncertainty           -0.199    29.432    
    SLICE_X62Y116        FDRE (Setup_fdre_C_CE)      -0.169    29.263    my_buffer/frame1_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         29.263    
                         arrival time                         -34.532    
  -------------------------------------------------------------------
                         slack                                 -5.268    

Slack (VIOLATED) :        -5.268ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.473ns  (logic 2.204ns (40.273%)  route 3.269ns (59.727%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 29.236 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.377    34.532    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X62Y116        FDRE                                         r  my_buffer/frame1_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    29.236    my_buffer/clk_out2
    SLICE_X62Y116        FDRE                                         r  my_buffer/frame1_addr_reg[4]/C
                         clock pessimism              0.395    29.632    
                         clock uncertainty           -0.199    29.432    
    SLICE_X62Y116        FDRE (Setup_fdre_C_CE)      -0.169    29.263    my_buffer/frame1_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         29.263    
                         arrival time                         -34.532    
  -------------------------------------------------------------------
                         slack                                 -5.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.768%)  route 0.597ns (76.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.549    -0.615    condition_AM_for_DAC/clk
    SLICE_X64Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  condition_AM_for_DAC/audio_out_reg[2]/Q
                         net (fo=10, routed)          0.597     0.122    my_trigger/audio_out[2]
    SLICE_X65Y122        LUT6 (Prop_lut6_I0_O)        0.045     0.167 r  my_trigger/past_signal[6]_i_1/O
                         net (fo=1, routed)           0.000     0.167    my_buffer/past_signal_reg[6]_1
    SLICE_X65Y122        FDRE                                         r  my_buffer/past_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.821    -0.852    my_buffer/clk_out2
    SLICE_X65Y122        FDRE                                         r  my_buffer/past_signal_reg[6]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.199    -0.096    
    SLICE_X65Y122        FDRE (Hold_fdre_C_D)         0.091    -0.005    my_buffer/past_signal_reg[6]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.335%)  route 0.611ns (76.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.550    -0.614    condition_AM_for_DAC/clk
    SLICE_X63Y123        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=10, routed)          0.611     0.138    my_trigger/audio_out[1]
    SLICE_X65Y123        LUT6 (Prop_lut6_I0_O)        0.045     0.183 r  my_trigger/past_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     0.183    my_buffer/past_signal_reg[5]_1
    SLICE_X65Y123        FDRE                                         r  my_buffer/past_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X65Y123        FDRE                                         r  my_buffer/past_signal_reg[5]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.199    -0.098    
    SLICE_X65Y123        FDRE (Hold_fdre_C_D)         0.092    -0.006    my_buffer/past_signal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.348%)  route 0.646ns (77.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[6]/Q
                         net (fo=10, routed)          0.646     0.170    my_buffer/audio_out[6]
    SLICE_X62Y120        LUT6 (Prop_lut6_I2_O)        0.045     0.215 r  my_buffer/data_to_frame1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.215    my_buffer/data_to_frame10_in[10]
    SLICE_X62Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.851    my_buffer/clk_out2
    SLICE_X62Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[10]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.199    -0.095    
    SLICE_X62Y120        FDRE (Hold_fdre_C_D)         0.121     0.026    my_buffer/data_to_frame1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.213%)  route 0.588ns (73.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.550    -0.614    AD9220/clk_out1
    SLICE_X62Y123        FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=9, routed)           0.588     0.138    my_trigger/sample_offset[10]
    SLICE_X65Y123        LUT6 (Prop_lut6_I1_O)        0.045     0.183 r  my_trigger/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     0.183    my_buffer/past_signal_reg[10]_1
    SLICE_X65Y123        FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X65Y123        FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.199    -0.098    
    SLICE_X65Y123        FDRE (Hold_fdre_C_D)         0.092    -0.006    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.307%)  route 0.648ns (77.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y125        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[7]/Q
                         net (fo=10, routed)          0.648     0.172    my_trigger/audio_out[7]
    SLICE_X60Y124        LUT6 (Prop_lut6_I0_O)        0.045     0.217 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.217    my_buffer/past_signal_reg[11]_1
    SLICE_X60Y124        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.815    -0.858    my_buffer/clk_out2
    SLICE_X60Y124        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.199    -0.102    
    SLICE_X60Y124        FDRE (Hold_fdre_C_D)         0.120     0.018    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.766%)  route 0.602ns (74.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.552    -0.612    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.602     0.154    my_trigger/sample_offset[1]
    SLICE_X65Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.199 r  my_trigger/past_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     0.199    my_buffer/past_signal_reg[1]_1
    SLICE_X65Y120        FDRE                                         r  my_buffer/past_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.850    my_buffer/clk_out2
    SLICE_X65Y120        FDRE                                         r  my_buffer/past_signal_reg[1]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.199    -0.094    
    SLICE_X65Y120        FDRE (Hold_fdre_C_D)         0.092    -0.002    my_buffer/past_signal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.918%)  route 0.663ns (78.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[5]/Q
                         net (fo=10, routed)          0.663     0.186    my_trigger/audio_out[5]
    SLICE_X66Y121        LUT6 (Prop_lut6_I0_O)        0.045     0.231 r  my_trigger/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     0.231    my_buffer/past_signal_reg[9]_1
    SLICE_X66Y121        FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.851    my_buffer/clk_out2
    SLICE_X66Y121        FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.199    -0.095    
    SLICE_X66Y121        FDRE (Hold_fdre_C_D)         0.120     0.025    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.625%)  route 0.636ns (77.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[5]/Q
                         net (fo=10, routed)          0.636     0.160    my_buffer/audio_out[5]
    SLICE_X67Y120        LUT6 (Prop_lut6_I2_O)        0.045     0.205 r  my_buffer/data_to_frame2[9]_i_1/O
                         net (fo=1, routed)           0.000     0.205    my_buffer/data_to_frame20_in[9]
    SLICE_X67Y120        FDRE                                         r  my_buffer/data_to_frame2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.850    my_buffer/clk_out2
    SLICE_X67Y120        FDRE                                         r  my_buffer/data_to_frame2_reg[9]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.199    -0.094    
    SLICE_X67Y120        FDRE (Hold_fdre_C_D)         0.092    -0.002    my_buffer/data_to_frame2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.209ns (25.605%)  route 0.607ns (74.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.552    -0.612    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.607     0.159    my_buffer/sample_offset[1]
    SLICE_X64Y120        LUT5 (Prop_lut5_I1_O)        0.045     0.204 r  my_buffer/data_to_frame1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.204    my_buffer/data_to_frame10_in[1]
    SLICE_X64Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.850    my_buffer/clk_out2
    SLICE_X64Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[1]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.199    -0.094    
    SLICE_X64Y120        FDRE (Hold_fdre_C_D)         0.091    -0.003    my_buffer/data_to_frame1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.864%)  route 0.665ns (78.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[5]/Q
                         net (fo=10, routed)          0.665     0.189    my_buffer/audio_out[5]
    SLICE_X62Y120        LUT6 (Prop_lut6_I2_O)        0.045     0.234 r  my_buffer/data_to_frame1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.234    my_buffer/data_to_frame10_in[9]
    SLICE_X62Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.851    my_buffer/clk_out2
    SLICE_X62Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[9]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.199    -0.095    
    SLICE_X62Y120        FDRE (Hold_fdre_C_D)         0.121     0.026    my_buffer/data_to_frame1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :          423  Failing Endpoints,  Worst Slack       -5.352ns,  Total Violation    -1857.761ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.352ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.645ns  (logic 2.204ns (39.041%)  route 3.441ns (60.959%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.549    34.704    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X67Y116        FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X67Y116        FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.199    29.433    
    SLICE_X67Y116        FDCE (Setup_fdce_C_D)       -0.081    29.352    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         29.352    
                         arrival time                         -34.704    
  -------------------------------------------------------------------
                         slack                                 -5.352    

Slack (VIOLATED) :        -5.343ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.513ns  (logic 2.204ns (39.982%)  route 3.309ns (60.018%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.416    34.571    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y116        FDRE                                         r  my_buffer/frame1_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X64Y116        FDRE                                         r  my_buffer/frame1_addr_reg[0]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.199    29.433    
    SLICE_X64Y116        FDRE (Setup_fdre_C_CE)      -0.205    29.228    my_buffer/frame1_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                         -34.571    
  -------------------------------------------------------------------
                         slack                                 -5.343    

Slack (VIOLATED) :        -5.343ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.513ns  (logic 2.204ns (39.982%)  route 3.309ns (60.018%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.416    34.571    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y116        FDRE                                         r  my_buffer/frame1_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X64Y116        FDRE                                         r  my_buffer/frame1_addr_reg[2]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.199    29.433    
    SLICE_X64Y116        FDRE (Setup_fdre_C_CE)      -0.205    29.228    my_buffer/frame1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         29.228    
                         arrival time                         -34.571    
  -------------------------------------------------------------------
                         slack                                 -5.343    

Slack (VIOLATED) :        -5.293ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.463ns  (logic 2.204ns (40.343%)  route 3.259ns (59.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 29.238 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    34.522    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    29.238    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[1]/C
                         clock pessimism              0.395    29.634    
                         clock uncertainty           -0.199    29.434    
    SLICE_X64Y115        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/frame1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                 -5.293    

Slack (VIOLATED) :        -5.293ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.463ns  (logic 2.204ns (40.343%)  route 3.259ns (59.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 29.238 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    34.522    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    29.238    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[6]/C
                         clock pessimism              0.395    29.634    
                         clock uncertainty           -0.199    29.434    
    SLICE_X64Y115        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/frame1_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                 -5.293    

Slack (VIOLATED) :        -5.293ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.463ns  (logic 2.204ns (40.343%)  route 3.259ns (59.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 29.238 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    34.522    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    29.238    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[7]/C
                         clock pessimism              0.395    29.634    
                         clock uncertainty           -0.199    29.434    
    SLICE_X64Y115        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/frame1_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                 -5.293    

Slack (VIOLATED) :        -5.293ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.463ns  (logic 2.204ns (40.343%)  route 3.259ns (59.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 29.238 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    34.522    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    29.238    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[9]/C
                         clock pessimism              0.395    29.634    
                         clock uncertainty           -0.199    29.434    
    SLICE_X64Y115        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/frame1_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                 -5.293    

Slack (VIOLATED) :        -5.276ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.441ns  (logic 2.204ns (40.506%)  route 3.237ns (59.494%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 29.233 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.738    33.860    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.124    33.984 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.517    34.500    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X63Y118        FDRE                                         r  my_buffer/frame2_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.485    29.233    my_buffer/clk_out2
    SLICE_X63Y118        FDRE                                         r  my_buffer/frame2_addr_reg[4]/C
                         clock pessimism              0.395    29.629    
                         clock uncertainty           -0.199    29.429    
    SLICE_X63Y118        FDRE (Setup_fdre_C_CE)      -0.205    29.224    my_buffer/frame2_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         29.224    
                         arrival time                         -34.500    
  -------------------------------------------------------------------
                         slack                                 -5.276    

Slack (VIOLATED) :        -5.268ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.473ns  (logic 2.204ns (40.273%)  route 3.269ns (59.727%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 29.236 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.377    34.532    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X62Y116        FDRE                                         r  my_buffer/frame1_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    29.236    my_buffer/clk_out2
    SLICE_X62Y116        FDRE                                         r  my_buffer/frame1_addr_reg[3]/C
                         clock pessimism              0.395    29.632    
                         clock uncertainty           -0.199    29.432    
    SLICE_X62Y116        FDRE (Setup_fdre_C_CE)      -0.169    29.263    my_buffer/frame1_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         29.263    
                         arrival time                         -34.532    
  -------------------------------------------------------------------
                         slack                                 -5.268    

Slack (VIOLATED) :        -5.268ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.473ns  (logic 2.204ns (40.273%)  route 3.269ns (59.727%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 29.236 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.377    34.532    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X62Y116        FDRE                                         r  my_buffer/frame1_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    29.236    my_buffer/clk_out2
    SLICE_X62Y116        FDRE                                         r  my_buffer/frame1_addr_reg[4]/C
                         clock pessimism              0.395    29.632    
                         clock uncertainty           -0.199    29.432    
    SLICE_X62Y116        FDRE (Setup_fdre_C_CE)      -0.169    29.263    my_buffer/frame1_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         29.263    
                         arrival time                         -34.532    
  -------------------------------------------------------------------
                         slack                                 -5.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.768%)  route 0.597ns (76.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.549    -0.615    condition_AM_for_DAC/clk
    SLICE_X64Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  condition_AM_for_DAC/audio_out_reg[2]/Q
                         net (fo=10, routed)          0.597     0.122    my_trigger/audio_out[2]
    SLICE_X65Y122        LUT6 (Prop_lut6_I0_O)        0.045     0.167 r  my_trigger/past_signal[6]_i_1/O
                         net (fo=1, routed)           0.000     0.167    my_buffer/past_signal_reg[6]_1
    SLICE_X65Y122        FDRE                                         r  my_buffer/past_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.821    -0.852    my_buffer/clk_out2
    SLICE_X65Y122        FDRE                                         r  my_buffer/past_signal_reg[6]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.199    -0.096    
    SLICE_X65Y122        FDRE (Hold_fdre_C_D)         0.091    -0.005    my_buffer/past_signal_reg[6]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.335%)  route 0.611ns (76.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.550    -0.614    condition_AM_for_DAC/clk
    SLICE_X63Y123        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=10, routed)          0.611     0.138    my_trigger/audio_out[1]
    SLICE_X65Y123        LUT6 (Prop_lut6_I0_O)        0.045     0.183 r  my_trigger/past_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     0.183    my_buffer/past_signal_reg[5]_1
    SLICE_X65Y123        FDRE                                         r  my_buffer/past_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X65Y123        FDRE                                         r  my_buffer/past_signal_reg[5]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.199    -0.098    
    SLICE_X65Y123        FDRE (Hold_fdre_C_D)         0.092    -0.006    my_buffer/past_signal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.348%)  route 0.646ns (77.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[6]/Q
                         net (fo=10, routed)          0.646     0.170    my_buffer/audio_out[6]
    SLICE_X62Y120        LUT6 (Prop_lut6_I2_O)        0.045     0.215 r  my_buffer/data_to_frame1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.215    my_buffer/data_to_frame10_in[10]
    SLICE_X62Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.851    my_buffer/clk_out2
    SLICE_X62Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[10]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.199    -0.095    
    SLICE_X62Y120        FDRE (Hold_fdre_C_D)         0.121     0.026    my_buffer/data_to_frame1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.213%)  route 0.588ns (73.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.550    -0.614    AD9220/clk_out1
    SLICE_X62Y123        FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=9, routed)           0.588     0.138    my_trigger/sample_offset[10]
    SLICE_X65Y123        LUT6 (Prop_lut6_I1_O)        0.045     0.183 r  my_trigger/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     0.183    my_buffer/past_signal_reg[10]_1
    SLICE_X65Y123        FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X65Y123        FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.199    -0.098    
    SLICE_X65Y123        FDRE (Hold_fdre_C_D)         0.092    -0.006    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.307%)  route 0.648ns (77.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y125        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[7]/Q
                         net (fo=10, routed)          0.648     0.172    my_trigger/audio_out[7]
    SLICE_X60Y124        LUT6 (Prop_lut6_I0_O)        0.045     0.217 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.217    my_buffer/past_signal_reg[11]_1
    SLICE_X60Y124        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.815    -0.858    my_buffer/clk_out2
    SLICE_X60Y124        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.199    -0.102    
    SLICE_X60Y124        FDRE (Hold_fdre_C_D)         0.120     0.018    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.766%)  route 0.602ns (74.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.552    -0.612    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.602     0.154    my_trigger/sample_offset[1]
    SLICE_X65Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.199 r  my_trigger/past_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     0.199    my_buffer/past_signal_reg[1]_1
    SLICE_X65Y120        FDRE                                         r  my_buffer/past_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.850    my_buffer/clk_out2
    SLICE_X65Y120        FDRE                                         r  my_buffer/past_signal_reg[1]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.199    -0.094    
    SLICE_X65Y120        FDRE (Hold_fdre_C_D)         0.092    -0.002    my_buffer/past_signal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.918%)  route 0.663ns (78.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[5]/Q
                         net (fo=10, routed)          0.663     0.186    my_trigger/audio_out[5]
    SLICE_X66Y121        LUT6 (Prop_lut6_I0_O)        0.045     0.231 r  my_trigger/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     0.231    my_buffer/past_signal_reg[9]_1
    SLICE_X66Y121        FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.851    my_buffer/clk_out2
    SLICE_X66Y121        FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.199    -0.095    
    SLICE_X66Y121        FDRE (Hold_fdre_C_D)         0.120     0.025    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.625%)  route 0.636ns (77.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[5]/Q
                         net (fo=10, routed)          0.636     0.160    my_buffer/audio_out[5]
    SLICE_X67Y120        LUT6 (Prop_lut6_I2_O)        0.045     0.205 r  my_buffer/data_to_frame2[9]_i_1/O
                         net (fo=1, routed)           0.000     0.205    my_buffer/data_to_frame20_in[9]
    SLICE_X67Y120        FDRE                                         r  my_buffer/data_to_frame2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.850    my_buffer/clk_out2
    SLICE_X67Y120        FDRE                                         r  my_buffer/data_to_frame2_reg[9]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.199    -0.094    
    SLICE_X67Y120        FDRE (Hold_fdre_C_D)         0.092    -0.002    my_buffer/data_to_frame2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.209ns (25.605%)  route 0.607ns (74.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.552    -0.612    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.607     0.159    my_buffer/sample_offset[1]
    SLICE_X64Y120        LUT5 (Prop_lut5_I1_O)        0.045     0.204 r  my_buffer/data_to_frame1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.204    my_buffer/data_to_frame10_in[1]
    SLICE_X64Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.850    my_buffer/clk_out2
    SLICE_X64Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[1]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.199    -0.094    
    SLICE_X64Y120        FDRE (Hold_fdre_C_D)         0.091    -0.003    my_buffer/data_to_frame1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.864%)  route 0.665ns (78.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[5]/Q
                         net (fo=10, routed)          0.665     0.189    my_buffer/audio_out[5]
    SLICE_X62Y120        LUT6 (Prop_lut6_I2_O)        0.045     0.234 r  my_buffer/data_to_frame1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.234    my_buffer/data_to_frame10_in[9]
    SLICE_X62Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.851    my_buffer/clk_out2
    SLICE_X62Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[9]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.199    -0.095    
    SLICE_X62Y120        FDRE (Hold_fdre_C_D)         0.121     0.026    my_buffer/data_to_frame1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.016ns,  Total Violation       -0.016ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 8.119ns (52.999%)  route 7.200ns (47.001%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.764    14.343    xvga1/rgb[11]_i_3_n_0
    SLICE_X77Y114        LUT6 (Prop_lut6_I4_O)        0.124    14.467 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    14.467    xvga1_n_67
    SLICE_X77Y114        FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X77Y114        FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X77Y114        FDRE (Setup_fdre_C_D)        0.031    14.451    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.211ns  (logic 8.376ns (55.066%)  route 6.835ns (44.934%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.357    13.605 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.399    14.004    xvga1/rgb[1]_i_2_n_0
    SLICE_X77Y114        LUT6 (Prop_lut6_I2_O)        0.355    14.359 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.359    xvga1_n_74
    SLICE_X77Y114        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X77Y114        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X77Y114        FDRE (Setup_fdre_C_D)        0.029    14.449    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -14.359    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.238ns  (logic 8.119ns (53.282%)  route 7.119ns (46.718%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.683    14.262    xvga1/rgb[11]_i_3_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.124    14.386 r  xvga1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    14.386    xvga1_n_73
    SLICE_X74Y113        FDRE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X74Y113        FDRE                                         r  rgb_reg[2]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X74Y113        FDRE (Setup_fdre_C_D)        0.081    14.501    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.182ns  (logic 8.119ns (53.477%)  route 7.063ns (46.523%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 f  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 r  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.627    14.206    xvga1/rgb[11]_i_3_n_0
    SLICE_X77Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.330 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    14.330    xvga1_n_71
    SLICE_X77Y113        FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X77Y113        FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X77Y113        FDRE (Setup_fdre_C_D)        0.029    14.449    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -14.330    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.172ns  (logic 8.119ns (53.512%)  route 7.053ns (46.488%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.617    14.196    xvga1/rgb[11]_i_3_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.320 r  xvga1/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    14.320    xvga1_n_69
    SLICE_X74Y113        FDRE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X74Y113        FDRE                                         r  rgb_reg[6]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X74Y113        FDRE (Setup_fdre_C_D)        0.079    14.499    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -14.320    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.168ns  (logic 8.119ns (53.527%)  route 7.049ns (46.473%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.613    14.192    xvga1/rgb[11]_i_3_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.316 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    14.316    xvga1_n_70
    SLICE_X74Y113        FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X74Y113        FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X74Y113        FDRE (Setup_fdre_C_D)        0.079    14.499    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -14.316    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.001ns  (logic 8.119ns (54.122%)  route 6.882ns (45.878%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.446    14.025    xvga1/rgb[11]_i_3_n_0
    SLICE_X75Y114        LUT5 (Prop_lut5_I4_O)        0.124    14.149 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    14.149    xvga1_n_72
    SLICE_X75Y114        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X75Y114        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X75Y114        FDRE (Setup_fdre_C_D)        0.031    14.451    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.997ns  (logic 8.119ns (54.137%)  route 6.878ns (45.863%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.442    14.021    xvga1/rgb[11]_i_3_n_0
    SLICE_X75Y114        LUT6 (Prop_lut6_I4_O)        0.124    14.145 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    14.145    xvga1_n_65
    SLICE_X75Y114        FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X75Y114        FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X75Y114        FDRE (Setup_fdre_C_D)        0.029    14.449    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.993ns  (logic 8.119ns (54.151%)  route 6.874ns (45.849%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.438    14.017    xvga1/rgb[11]_i_3_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.141 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.141    xvga1_n_64
    SLICE_X74Y113        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X74Y113        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X74Y113        FDRE (Setup_fdre_C_D)        0.077    14.497    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -14.141    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.890ns  (logic 8.119ns (54.526%)  route 6.771ns (45.474%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.335    13.914    xvga1/rgb[11]_i_3_n_0
    SLICE_X75Y114        LUT6 (Prop_lut6_I4_O)        0.124    14.038 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    14.038    xvga1_n_66
    SLICE_X75Y114        FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X75Y114        FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X75Y114        FDRE (Setup_fdre_C_D)        0.032    14.452    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                  0.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_buffer/past_signal3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.548    -0.616    my_buffer/clk_out2
    SLICE_X61Y126        FDRE                                         r  my_buffer/past_signal3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  my_buffer/past_signal3_reg[7]/Q
                         net (fo=3, routed)           0.064    -0.411    my_buffer/past_signal3_reg[7]_0
    SLICE_X60Y126        LUT5 (Prop_lut5_I0_O)        0.045    -0.366 r  my_buffer/past_signal4[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    my_buffer/past_signal4[7]_i_1_n_0
    SLICE_X60Y126        FDRE                                         r  my_buffer/past_signal4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.816    -0.857    my_buffer/clk_out2
    SLICE_X60Y126        FDRE                                         r  my_buffer/past_signal4_reg[7]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.079    -0.524    
    SLICE_X60Y126        FDRE (Hold_fdre_C_D)         0.121    -0.403    my_buffer/past_signal4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 my_trigger/state_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_trigger/state_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.630%)  route 0.097ns (34.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.584    -0.580    my_trigger/clk_out2
    SLICE_X79Y128        FDRE                                         r  my_trigger/state_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  my_trigger/state_signal_reg[1]/Q
                         net (fo=7, routed)           0.097    -0.342    my_trigger/state_signal_reg_n_0_[1]
    SLICE_X78Y128        LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  my_trigger/state_signal[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.297    my_trigger/state_signal[2]_i_1__0_n_0
    SLICE_X78Y128        FDRE                                         r  my_trigger/state_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.854    -0.819    my_trigger/clk_out2
    SLICE_X78Y128        FDRE                                         r  my_trigger/state_signal_reg[2]/C
                         clock pessimism              0.252    -0.567    
                         clock uncertainty            0.079    -0.488    
    SLICE_X78Y128        FDRE (Hold_fdre_C_D)         0.121    -0.367    my_trigger/state_signal_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 my_buffer/past_signal15_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal16_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.550    -0.614    my_buffer/clk_out2
    SLICE_X71Y123        FDRE                                         r  my_buffer/past_signal15_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  my_buffer/past_signal15_reg[4]/Q
                         net (fo=3, routed)           0.099    -0.374    my_buffer/past_signal15_reg[4]_0
    SLICE_X70Y123        LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  my_buffer/past_signal16[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    my_buffer/past_signal16[4]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  my_buffer/past_signal16_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X70Y123        FDRE                                         r  my_buffer/past_signal16_reg[4]/C
                         clock pessimism              0.253    -0.601    
                         clock uncertainty            0.079    -0.522    
    SLICE_X70Y123        FDRE (Hold_fdre_C_D)         0.120    -0.402    my_buffer/past_signal16_reg[4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 my_buffer/past_signal16_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal17_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.550    -0.614    my_buffer/clk_out2
    SLICE_X71Y123        FDRE                                         r  my_buffer/past_signal16_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  my_buffer/past_signal16_reg[5]/Q
                         net (fo=3, routed)           0.101    -0.372    my_buffer/past_signal16_reg[5]_0
    SLICE_X70Y123        LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  my_buffer/past_signal17[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    my_buffer/past_signal17[5]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  my_buffer/past_signal17_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X70Y123        FDRE                                         r  my_buffer/past_signal17_reg[5]/C
                         clock pessimism              0.253    -0.601    
                         clock uncertainty            0.079    -0.522    
    SLICE_X70Y123        FDRE (Hold_fdre_C_D)         0.121    -0.401    my_buffer/past_signal17_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.774%)  route 0.229ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.556    -0.608    my_buffer/clk_out2
    SLICE_X62Y117        FDRE                                         r  my_buffer/frame2_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  my_buffer/frame2_addr_reg[6]/Q
                         net (fo=6, routed)           0.229    -0.216    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y47         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.866    -0.807    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y47         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.553    
                         clock uncertainty            0.079    -0.473    
    RAMB18_X1Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.290    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 my_buffer/past_signal11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.549%)  route 0.074ns (28.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.555    -0.609    my_buffer/clk_out2
    SLICE_X68Y131        FDRE                                         r  my_buffer/past_signal11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  my_buffer/past_signal11_reg[8]/Q
                         net (fo=3, routed)           0.074    -0.394    my_buffer/past_signal11_reg[8]_0
    SLICE_X69Y131        LUT5 (Prop_lut5_I0_O)        0.045    -0.349 r  my_buffer/past_signal12[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    my_buffer/past_signal12[8]_i_1_n_0
    SLICE_X69Y131        FDRE                                         r  my_buffer/past_signal12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.825    -0.848    my_buffer/clk_out2
    SLICE_X69Y131        FDRE                                         r  my_buffer/past_signal12_reg[8]/C
                         clock pessimism              0.252    -0.596    
                         clock uncertainty            0.079    -0.517    
    SLICE_X69Y131        FDRE (Hold_fdre_C_D)         0.092    -0.425    my_buffer/past_signal12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.588    -0.576    xvga1/clk_out2
    SLICE_X74Y112        FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.056    -0.356    blank
    SLICE_X74Y112        FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.813    clk_65mhz
    SLICE_X74Y112        FDRE                                         r  b_reg/C
                         clock pessimism              0.237    -0.576    
                         clock uncertainty            0.079    -0.497    
    SLICE_X74Y112        FDRE (Hold_fdre_C_D)         0.060    -0.437    b_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 my_buffer/past_signal10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal11_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.817%)  route 0.110ns (37.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.552    -0.612    my_buffer/clk_out2
    SLICE_X65Y128        FDRE                                         r  my_buffer/past_signal10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  my_buffer/past_signal10_reg[2]/Q
                         net (fo=3, routed)           0.110    -0.361    my_buffer/past_signal10_reg[2]_0
    SLICE_X66Y128        LUT5 (Prop_lut5_I0_O)        0.045    -0.316 r  my_buffer/past_signal11[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    my_buffer/past_signal11[2]_i_1_n_0
    SLICE_X66Y128        FDRE                                         r  my_buffer/past_signal11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.851    my_buffer/clk_out2
    SLICE_X66Y128        FDRE                                         r  my_buffer/past_signal11_reg[2]/C
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.079    -0.519    
    SLICE_X66Y128        FDRE (Hold_fdre_C_D)         0.121    -0.398    my_buffer/past_signal11_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 my_buffer/frame1_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.111%)  route 0.272ns (65.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.558    -0.606    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  my_buffer/frame1_addr_reg[6]/Q
                         net (fo=6, routed)           0.272    -0.193    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y49         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.813    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y49         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.538    
                         clock uncertainty            0.079    -0.458    
    RAMB18_X1Y49         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.275    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 my_buffer/past_signal12_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal13_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.611%)  route 0.111ns (37.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.554    -0.610    my_buffer/clk_out2
    SLICE_X69Y130        FDRE                                         r  my_buffer/past_signal12_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  my_buffer/past_signal12_reg[9]/Q
                         net (fo=3, routed)           0.111    -0.358    my_buffer/past_signal12_reg[9]_0
    SLICE_X70Y130        LUT5 (Prop_lut5_I0_O)        0.045    -0.313 r  my_buffer/past_signal13[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    my_buffer/past_signal13[9]_i_1_n_0
    SLICE_X70Y130        FDRE                                         r  my_buffer/past_signal13_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.824    -0.849    my_buffer/clk_out2
    SLICE_X70Y130        FDRE                                         r  my_buffer/past_signal13_reg[9]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.079    -0.517    
    SLICE_X70Y130        FDRE (Hold_fdre_C_D)         0.121    -0.396    my_buffer/past_signal13_reg[9]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.456ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.267ns  (logic 0.419ns (33.063%)  route 0.848ns (66.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X9Y124         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.848     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X11Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y124        FDCE (Setup_fdce_C_D)       -0.277     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  8.456    

Slack (MET) :             8.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.225ns  (logic 0.419ns (34.211%)  route 0.806ns (65.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X9Y124         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.806     1.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X11Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y124        FDCE (Setup_fdce_C_D)       -0.280     9.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                  8.495    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.478ns (45.271%)  route 0.578ns (54.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X12Y118        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.578     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X13Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y118        FDCE (Setup_fdce_C_D)       -0.267     9.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.765ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.140ns  (logic 0.518ns (45.429%)  route 0.622ns (54.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X12Y118        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.622     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X13Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y118        FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                  8.765    

Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.976ns  (logic 0.478ns (48.962%)  route 0.498ns (51.038%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X12Y118        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.498     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X12Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y117        FDCE (Setup_fdce_C_D)       -0.219     9.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                  8.805    

Slack (MET) :             8.819ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.088ns  (logic 0.456ns (41.917%)  route 0.632ns (58.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.632     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X11Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y125        FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  8.819    

Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.045ns  (logic 0.518ns (49.574%)  route 0.527ns (50.426%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X8Y125         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.527     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X10Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y125        FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  8.908    

Slack (MET) :             8.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.030ns  (logic 0.518ns (50.274%)  route 0.512ns (49.726%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X12Y118        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.512     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X12Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y120        FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                  8.923    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.456ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.267ns  (logic 0.419ns (33.063%)  route 0.848ns (66.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X9Y124         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.848     1.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X11Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y124        FDCE (Setup_fdce_C_D)       -0.277     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  8.456    

Slack (MET) :             8.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.225ns  (logic 0.419ns (34.211%)  route 0.806ns (65.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X9Y124         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.806     1.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X11Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y124        FDCE (Setup_fdce_C_D)       -0.280     9.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                  8.495    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.056ns  (logic 0.478ns (45.271%)  route 0.578ns (54.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X12Y118        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.578     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X13Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y118        FDCE (Setup_fdce_C_D)       -0.267     9.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.765ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.140ns  (logic 0.518ns (45.429%)  route 0.622ns (54.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X12Y118        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.622     1.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X13Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y118        FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                  8.765    

Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.976ns  (logic 0.478ns (48.962%)  route 0.498ns (51.038%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X12Y118        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.498     0.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X12Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y117        FDCE (Setup_fdce_C_D)       -0.219     9.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                  8.805    

Slack (MET) :             8.819ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.088ns  (logic 0.456ns (41.917%)  route 0.632ns (58.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.632     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X11Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y125        FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  8.819    

Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.045ns  (logic 0.518ns (49.574%)  route 0.527ns (50.426%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X8Y125         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.527     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X10Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y125        FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  8.908    

Slack (MET) :             8.923ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.030ns  (logic 0.518ns (50.274%)  route 0.512ns (49.726%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X12Y118        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.512     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X12Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y120        FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                  8.923    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         3681  Failing Endpoints,  Worst Slack       -5.790ns,  Total Violation    -9767.430ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.790ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.758ns  (logic 10.510ns (66.697%)  route 5.248ns (33.303%))
  Logic Levels:           28  (CARRY4=22 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.781 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.781    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_0
    SLICE_X36Y195        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.004 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[100]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    15.004    FM_stage_1/FM_BP_sec_2/y_sum_reg[100]_i_1__0_n_7
    SLICE_X36Y195        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y195        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[100]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y195        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -15.004    
  -------------------------------------------------------------------
                         slack                                 -5.790    

Slack (VIOLATED) :        -5.787ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.755ns  (logic 10.507ns (66.690%)  route 5.248ns (33.310%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.001 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    15.001    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_6
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[97]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y194        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -15.001    
  -------------------------------------------------------------------
                         slack                                 -5.787    

Slack (VIOLATED) :        -5.766ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.734ns  (logic 10.486ns (66.646%)  route 5.248ns (33.354%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.980 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    14.980    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_4
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[99]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y194        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -14.980    
  -------------------------------------------------------------------
                         slack                                 -5.766    

Slack (VIOLATED) :        -5.692ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.660ns  (logic 10.412ns (66.488%)  route 5.248ns (33.512%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.906 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    14.906    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_5
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[98]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y194        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[98]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -14.906    
  -------------------------------------------------------------------
                         slack                                 -5.692    

Slack (VIOLATED) :        -5.676ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.644ns  (logic 10.396ns (66.454%)  route 5.248ns (33.546%))
  Logic Levels:           27  (CARRY4=21 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.667 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.667    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_0
    SLICE_X36Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.890 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    14.890    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]_i_1__0_n_7
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y194        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[96]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y194        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[96]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -14.890    
  -------------------------------------------------------------------
                         slack                                 -5.676    

Slack (VIOLATED) :        -5.673ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.641ns  (logic 10.393ns (66.447%)  route 5.248ns (33.553%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.887 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    14.887    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_6
    SLICE_X36Y193        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y193        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[93]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y193        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[93]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                 -5.673    

Slack (VIOLATED) :        -5.652ns  (required time - arrival time)
  Source:                 FM_stage_1/FM_BP_sec_2/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FM_stage_1/FM_BP_sec_2/y_sum_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.620ns  (logic 10.372ns (66.402%)  route 5.248ns (33.598%))
  Logic Levels:           26  (CARRY4=20 DSP48E1=2 LUT2=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.786    -0.754    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X41Y174        FDRE                                         r  FM_stage_1/FM_BP_sec_2/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y174        FDRE (Prop_fdre_C_Q)         0.456    -0.298 r  FM_stage_1/FM_BP_sec_2/index_reg[1]/Q
                         net (fo=22, routed)          0.937     0.639    FM_stage_1/FM_BP_sec_2/index_0[1]
    SLICE_X47Y179        LUT4 (Prop_lut4_I3_O)        0.124     0.763 r  FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0/O
                         net (fo=101, routed)         0.922     1.685    FM_stage_1/FM_BP_sec_2/y_sum2__1_i_52__0_n_0
    SLICE_X48Y177        LUT6 (Prop_lut6_I2_O)        0.124     1.809 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0/O
                         net (fo=1, routed)           0.000     1.809    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_29__0_n_0
    SLICE_X48Y177        MUXF7 (Prop_muxf7_I1_O)      0.217     2.026 r  FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0/O
                         net (fo=1, routed)           0.933     2.959    FM_stage_1/FM_BP_sec_2/y_sum2__3_i_6__0_n_0
    DSP48_X1Y70          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.211     7.170 r  FM_stage_1/FM_BP_sec_2/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.172    FM_stage_1/FM_BP_sec_2/y_sum2__3_n_106
    DSP48_X1Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     8.690 r  FM_stage_1/FM_BP_sec_2/y_sum2__4/P[21]
                         net (fo=2, routed)           1.663    10.353    FM_stage_1/FM_BP_sec_2/p_2_in[38]
    SLICE_X35Y175        LUT2 (Prop_lut2_I0_O)        0.124    10.477 r  FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0/O
                         net (fo=1, routed)           0.000    10.477    FM_stage_1/FM_BP_sec_2/y_sum[20]_i_9__0_n_0
    SLICE_X35Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.027 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.027    FM_stage_1/FM_BP_sec_2/y_sum_reg[20]_i_2__0_n_0
    SLICE_X35Y176        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.361 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_2__0/O[1]
                         net (fo=2, routed)           0.791    12.152    FM_stage_1/FM_BP_sec_2/y_sum2__5[42]
    SLICE_X36Y176        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    12.729 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.729    FM_stage_1/FM_BP_sec_2/y_sum_reg[24]_i_1__0_n_0
    SLICE_X36Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.843 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.843    FM_stage_1/FM_BP_sec_2/y_sum_reg[28]_i_1__0_n_0
    SLICE_X36Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.957 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.957    FM_stage_1/FM_BP_sec_2/y_sum_reg[32]_i_1__0_n_0
    SLICE_X36Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.071 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.071    FM_stage_1/FM_BP_sec_2/y_sum_reg[36]_i_1__0_n_0
    SLICE_X36Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.185 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.185    FM_stage_1/FM_BP_sec_2/y_sum_reg[40]_i_1__0_n_0
    SLICE_X36Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.299 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.299    FM_stage_1/FM_BP_sec_2/y_sum_reg[44]_i_1__0_n_0
    SLICE_X36Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.413 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.413    FM_stage_1/FM_BP_sec_2/y_sum_reg[48]_i_1__0_n_0
    SLICE_X36Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.527 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.527    FM_stage_1/FM_BP_sec_2/y_sum_reg[52]_i_1__0_n_0
    SLICE_X36Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.641 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.641    FM_stage_1/FM_BP_sec_2/y_sum_reg[56]_i_1__0_n_0
    SLICE_X36Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.755 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.755    FM_stage_1/FM_BP_sec_2/y_sum_reg[60]_i_1__0_n_0
    SLICE_X36Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.869 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.869    FM_stage_1/FM_BP_sec_2/y_sum_reg[64]_i_1__0_n_0
    SLICE_X36Y187        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.983 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.983    FM_stage_1/FM_BP_sec_2/y_sum_reg[68]_i_1__0_n_0
    SLICE_X36Y188        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.097 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.097    FM_stage_1/FM_BP_sec_2/y_sum_reg[72]_i_1__0_n_0
    SLICE_X36Y189        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.211 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.211    FM_stage_1/FM_BP_sec_2/y_sum_reg[76]_i_1__0_n_0
    SLICE_X36Y190        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.325 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.325    FM_stage_1/FM_BP_sec_2/y_sum_reg[80]_i_1__0_n_0
    SLICE_X36Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.439 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.439    FM_stage_1/FM_BP_sec_2/y_sum_reg[84]_i_1__0_n_0
    SLICE_X36Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.553 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    14.553    FM_stage_1/FM_BP_sec_2/y_sum_reg[88]_i_1__0_n_0
    SLICE_X36Y193        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.866 r  FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    14.866    FM_stage_1/FM_BP_sec_2/y_sum_reg[92]_i_1__0_n_4
    SLICE_X36Y193        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.678     8.658    FM_stage_1/FM_BP_sec_2/clk
    SLICE_X36Y193        FDRE                                         r  FM_stage_1/FM_BP_sec_2/y_sum_reg[95]/C
                         clock pessimism              0.569     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X36Y193        FDRE (Setup_fdre_C_D)        0.062     9.214    FM_stage_1/FM_BP_sec_2/y_sum_reg[95]
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                         -14.866    
  -------------------------------------------------------------------
                         slack                                 -5.652    

Slack (VIOLATED) :        -5.607ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.558ns  (logic 10.423ns (66.996%)  route 5.135ns (33.004%))
  Logic Levels:           26  (CARRY4=21 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.793    -0.747    AM_BP_sec_3/clk_out1
    SLICE_X52Y150        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.332     1.041    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X49Y150        LUT6 (Prop_lut6_I0_O)        0.124     1.165 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         0.990     2.155    AM_BP_sec_3/sel0[2]
    SLICE_X48Y147        MUXF7 (Prop_muxf7_S_O)       0.276     2.431 r  AM_BP_sec_3/y_sum2__3_i_8__1/O
                         net (fo=1, routed)           0.880     3.311    AM_BP_sec_3/y_sum2__3_i_8__1_n_0
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     7.522 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.524    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     9.042 r  AM_BP_sec_3/y_sum2__4/P[20]
                         net (fo=2, routed)           1.117    10.159    AM_BP_sec_3/p_2_in[37]
    SLICE_X57Y150        LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  AM_BP_sec_3/y_sum[20]_i_10__1/O
                         net (fo=1, routed)           0.000    10.283    AM_BP_sec_3/y_sum[20]_i_10__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.815    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.043    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.157    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X57Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.271    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X57Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.584 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/O[3]
                         net (fo=2, routed)           0.814    12.398    AM_BP_sec_3/y_sum2__5[60]
    SLICE_X53Y156        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.106 r  AM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.106    AM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.220 r  AM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.220    AM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.334    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.448    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.562 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.676 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.676    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.790 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.790    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.904 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.904    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.018    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.132 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.132    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.246    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.360    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.474    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.588    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_0
    SLICE_X53Y170        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.811 r  AM_BP_sec_3/y_sum_reg[100]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    14.811    AM_BP_sec_3/y_sum_reg[100]_i_1__1_n_7
    SLICE_X53Y170        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.651     8.631    AM_BP_sec_3/clk_out1
    SLICE_X53Y170        FDRE                                         r  AM_BP_sec_3/y_sum_reg[100]/C
                         clock pessimism              0.586     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X53Y170        FDRE (Setup_fdre_C_D)        0.062     9.204    AM_BP_sec_3/y_sum_reg[100]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                         -14.811    
  -------------------------------------------------------------------
                         slack                                 -5.607    

Slack (VIOLATED) :        -5.604ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.555ns  (logic 10.420ns (66.990%)  route 5.135ns (33.010%))
  Logic Levels:           25  (CARRY4=20 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.793    -0.747    AM_BP_sec_3/clk_out1
    SLICE_X52Y150        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.332     1.041    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X49Y150        LUT6 (Prop_lut6_I0_O)        0.124     1.165 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         0.990     2.155    AM_BP_sec_3/sel0[2]
    SLICE_X48Y147        MUXF7 (Prop_muxf7_S_O)       0.276     2.431 r  AM_BP_sec_3/y_sum2__3_i_8__1/O
                         net (fo=1, routed)           0.880     3.311    AM_BP_sec_3/y_sum2__3_i_8__1_n_0
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     7.522 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.524    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     9.042 r  AM_BP_sec_3/y_sum2__4/P[20]
                         net (fo=2, routed)           1.117    10.159    AM_BP_sec_3/p_2_in[37]
    SLICE_X57Y150        LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  AM_BP_sec_3/y_sum[20]_i_10__1/O
                         net (fo=1, routed)           0.000    10.283    AM_BP_sec_3/y_sum[20]_i_10__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.815    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.043    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.157    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X57Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.271    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X57Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.584 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/O[3]
                         net (fo=2, routed)           0.814    12.398    AM_BP_sec_3/y_sum2__5[60]
    SLICE_X53Y156        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.106 r  AM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.106    AM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.220 r  AM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.220    AM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.334    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.448    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.562 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.676 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.676    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.790 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.790    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.904 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.904    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.018    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.132 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.132    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.246    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.360    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.474    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.808 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    14.808    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_6
    SLICE_X53Y169        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.651     8.631    AM_BP_sec_3/clk_out1
    SLICE_X53Y169        FDRE                                         r  AM_BP_sec_3/y_sum_reg[97]/C
                         clock pessimism              0.586     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X53Y169        FDRE (Setup_fdre_C_D)        0.062     9.204    AM_BP_sec_3/y_sum_reg[97]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                         -14.808    
  -------------------------------------------------------------------
                         slack                                 -5.604    

Slack (VIOLATED) :        -5.583ns  (required time - arrival time)
  Source:                 AM_BP_sec_3/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AM_BP_sec_3/y_sum_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.534ns  (logic 10.399ns (66.945%)  route 5.135ns (33.055%))
  Logic Levels:           25  (CARRY4=20 DSP48E1=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 8.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.793    -0.747    AM_BP_sec_3/clk_out1
    SLICE_X52Y150        FDRE                                         r  AM_BP_sec_3/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  AM_BP_sec_3/index_reg[0]/Q
                         net (fo=26, routed)          1.332     1.041    AM_BP_sec_3/index_reg[0]_0[0]
    SLICE_X49Y150        LUT6 (Prop_lut6_I0_O)        0.124     1.165 r  AM_BP_sec_3/x_sum2_i_25__1/O
                         net (fo=124, routed)         0.990     2.155    AM_BP_sec_3/sel0[2]
    SLICE_X48Y147        MUXF7 (Prop_muxf7_S_O)       0.276     2.431 r  AM_BP_sec_3/y_sum2__3_i_8__1/O
                         net (fo=1, routed)           0.880     3.311    AM_BP_sec_3/y_sum2__3_i_8__1_n_0
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.211     7.522 r  AM_BP_sec_3/y_sum2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     7.524    AM_BP_sec_3/y_sum2__3_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     9.042 r  AM_BP_sec_3/y_sum2__4/P[20]
                         net (fo=2, routed)           1.117    10.159    AM_BP_sec_3/p_2_in[37]
    SLICE_X57Y150        LUT2 (Prop_lut2_I0_O)        0.124    10.283 r  AM_BP_sec_3/y_sum[20]_i_10__1/O
                         net (fo=1, routed)           0.000    10.283    AM_BP_sec_3/y_sum[20]_i_10__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  AM_BP_sec_3/y_sum_reg[20]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.815    AM_BP_sec_3/y_sum_reg[20]_i_2__1_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  AM_BP_sec_3/y_sum_reg[24]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    AM_BP_sec_3/y_sum_reg[24]_i_2__1_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  AM_BP_sec_3/y_sum_reg[28]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.043    AM_BP_sec_3/y_sum_reg[28]_i_2__1_n_0
    SLICE_X57Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  AM_BP_sec_3/y_sum_reg[32]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.157    AM_BP_sec_3/y_sum_reg[32]_i_2__1_n_0
    SLICE_X57Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  AM_BP_sec_3/y_sum_reg[36]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    11.271    AM_BP_sec_3/y_sum_reg[36]_i_2__1_n_0
    SLICE_X57Y155        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.584 r  AM_BP_sec_3/y_sum_reg[40]_i_2__1/O[3]
                         net (fo=2, routed)           0.814    12.398    AM_BP_sec_3/y_sum2__5[60]
    SLICE_X53Y156        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.708    13.106 r  AM_BP_sec_3/y_sum_reg[44]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.106    AM_BP_sec_3/y_sum_reg[44]_i_1__1_n_0
    SLICE_X53Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.220 r  AM_BP_sec_3/y_sum_reg[48]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.220    AM_BP_sec_3/y_sum_reg[48]_i_1__1_n_0
    SLICE_X53Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  AM_BP_sec_3/y_sum_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.334    AM_BP_sec_3/y_sum_reg[52]_i_1__1_n_0
    SLICE_X53Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.448 r  AM_BP_sec_3/y_sum_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.448    AM_BP_sec_3/y_sum_reg[56]_i_1__1_n_0
    SLICE_X53Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.562 r  AM_BP_sec_3/y_sum_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.562    AM_BP_sec_3/y_sum_reg[60]_i_1__1_n_0
    SLICE_X53Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.676 r  AM_BP_sec_3/y_sum_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.676    AM_BP_sec_3/y_sum_reg[64]_i_1__1_n_0
    SLICE_X53Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.790 r  AM_BP_sec_3/y_sum_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.790    AM_BP_sec_3/y_sum_reg[68]_i_1__1_n_0
    SLICE_X53Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.904 r  AM_BP_sec_3/y_sum_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    13.904    AM_BP_sec_3/y_sum_reg[72]_i_1__1_n_0
    SLICE_X53Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  AM_BP_sec_3/y_sum_reg[76]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.018    AM_BP_sec_3/y_sum_reg[76]_i_1__1_n_0
    SLICE_X53Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.132 r  AM_BP_sec_3/y_sum_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.132    AM_BP_sec_3/y_sum_reg[80]_i_1__1_n_0
    SLICE_X53Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.246 r  AM_BP_sec_3/y_sum_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.246    AM_BP_sec_3/y_sum_reg[84]_i_1__1_n_0
    SLICE_X53Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.360 r  AM_BP_sec_3/y_sum_reg[88]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.360    AM_BP_sec_3/y_sum_reg[88]_i_1__1_n_0
    SLICE_X53Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.474 r  AM_BP_sec_3/y_sum_reg[92]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    14.474    AM_BP_sec_3/y_sum_reg[92]_i_1__1_n_0
    SLICE_X53Y169        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.787 r  AM_BP_sec_3/y_sum_reg[96]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    14.787    AM_BP_sec_3/y_sum_reg[96]_i_1__1_n_4
    SLICE_X53Y169        FDRE                                         r  AM_BP_sec_3/y_sum_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.651     8.631    AM_BP_sec_3/clk_out1
    SLICE_X53Y169        FDRE                                         r  AM_BP_sec_3/y_sum_reg[99]/C
                         clock pessimism              0.586     9.216    
                         clock uncertainty           -0.074     9.142    
    SLICE_X53Y169        FDRE (Setup_fdre_C_D)        0.062     9.204    AM_BP_sec_3/y_sum_reg[99]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                 -5.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[10].tw_scale_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][8]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.568    -0.596    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/aclk
    SLICE_X43Y96         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[10].tw_scale_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_tw_scale_reg.tw_scale_reg_gen[10].tw_scale_reg/Q
                         net (fo=1, routed)           0.143    -0.312    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[8]
    SLICE_X42Y94         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][8]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.838    -0.835    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X42Y94         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][8]_srl18/CLK
                         clock pessimism              0.255    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X42Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.323    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_scale_pipelining.has_scale_out_gen.scale_out_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[17][8]_srl18
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.256ns (55.760%)  route 0.203ns (44.240%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.555    -0.609    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X51Y77         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[1][0]/Q
                         net (fo=34, routed)          0.203    -0.265    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/f0.srl_sig_reg[1][0][0]
    SLICE_X55Y75         LUT2 (Prop_lut2_I0_O)        0.045    -0.220 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/delay_tw_addr_msb/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br_i_2__1/O
                         net (fo=1, routed)           0.000    -0.220    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br[0]
    SLICE_X55Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.150 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.150    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/br_inv_i[16]
    SLICE_X55Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.818    -0.855    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X55Y75         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br/C
                         clock pessimism              0.504    -0.351    
                         clock uncertainty            0.074    -0.277    
    SLICE_X55Y75         FDRE (Hold_fdre_C_D)         0.105    -0.172    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_part_slices[0].ff_br
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.562    -0.602    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X65Y104        FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_run_time_1.dout_rev_index_int_reg[7]/Q
                         net (fo=1, routed)           0.154    -0.307    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[40]
    SLICE_X66Y104        SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X66Y104        SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16/CLK
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X66Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.329    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][40]_srl16
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.599    -0.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X79Y91         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.113    -0.311    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[4]
    SLICE_X80Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.873    -0.800    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X80Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1/CLK
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X80Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.334    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]_srl1
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.738%)  route 0.174ns (55.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X57Y94         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[15]/Q
                         net (fo=1, routed)           0.174    -0.284    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/wr_data[15]
    SLICE_X54Y94         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.834    -0.839    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X54Y94         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16/CLK
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X54Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.307    fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][15]_srl16
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.600    -0.564    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X79Y93         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[1].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.113    -0.310    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[12]
    SLICE_X80Y92         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.873    -0.800    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X80Y92         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13]_srl1/CLK
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X80Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.334    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][13]_srl1
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.558    -0.606    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X67Y78         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.116    -0.363    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[7]
    SLICE_X66Y79         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.829    -0.844    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X66Y79         SRLC32E                                      r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29/CLK
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X66Y79         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130    -0.387    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][7]_srl29
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.561    -0.603    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X67Y81         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.362    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[14]
    SLICE_X66Y80         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.830    -0.843    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X66Y80         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X66Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.386    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[2].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.599    -0.565    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X79Y91         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[2].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[2].ff_bi/Q
                         net (fo=1, routed)           0.113    -0.311    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[5]
    SLICE_X80Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.873    -0.800    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X80Y90         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]_srl1/CLK
                         clock pessimism              0.275    -0.525    
                         clock uncertainty            0.074    -0.451    
    SLICE_X80Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.336    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]_srl1
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[3].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.554    -0.610    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X53Y72         FDRE                                         r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[3].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[3].gen_fdre[3].ff_bi/Q
                         net (fo=1, routed)           0.154    -0.315    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[15]
    SLICE_X54Y72         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.821    -0.852    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X54Y72         SRL16E                                       r  fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1/CLK
                         clock pessimism              0.255    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X54Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.340    fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][15]_srl1
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.025    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          614  Failing Endpoints,  Worst Slack       -8.592ns,  Total Violation    -1938.496ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.592ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.057ns  (logic 7.569ns (83.575%)  route 1.488ns (16.425%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 168.553 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.127 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.127    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.450 r  LO/phase_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.450    LO/phase_reg[28]_i_1_n_6
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.574   168.553    LO/clk_out1
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[29]/C
                         clock pessimism              0.395   168.948    
                         clock uncertainty           -0.199   168.749    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109   168.858    LO/phase_reg[29]
  -------------------------------------------------------------------
                         required time                        168.858    
                         arrival time                        -177.450    
  -------------------------------------------------------------------
                         slack                                 -8.592    

Slack (VIOLATED) :        -8.584ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        9.049ns  (logic 7.561ns (83.560%)  route 1.488ns (16.440%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 168.553 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.127 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.127    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.442 r  LO/phase_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.442    LO/phase_reg[28]_i_1_n_4
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.574   168.553    LO/clk_out1
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[31]/C
                         clock pessimism              0.395   168.948    
                         clock uncertainty           -0.199   168.749    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109   168.858    LO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                        168.858    
                         arrival time                        -177.442    
  -------------------------------------------------------------------
                         slack                                 -8.584    

Slack (VIOLATED) :        -8.508ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.973ns  (logic 7.485ns (83.421%)  route 1.488ns (16.579%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 168.553 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.127 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.127    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.366 r  LO/phase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.366    LO/phase_reg[28]_i_1_n_5
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.574   168.553    LO/clk_out1
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[30]/C
                         clock pessimism              0.395   168.948    
                         clock uncertainty           -0.199   168.749    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109   168.858    LO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                        168.858    
                         arrival time                        -177.366    
  -------------------------------------------------------------------
                         slack                                 -8.508    

Slack (VIOLATED) :        -8.488ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.953ns  (logic 7.465ns (83.384%)  route 1.488ns (16.616%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 168.553 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.127 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.127    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.346 r  LO/phase_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.346    LO/phase_reg[28]_i_1_n_7
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.574   168.553    LO/clk_out1
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[28]/C
                         clock pessimism              0.395   168.948    
                         clock uncertainty           -0.199   168.749    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109   168.858    LO/phase_reg[28]
  -------------------------------------------------------------------
                         required time                        168.858    
                         arrival time                        -177.346    
  -------------------------------------------------------------------
                         slack                                 -8.488    

Slack (VIOLATED) :        -8.473ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.940ns  (logic 7.452ns (83.360%)  route 1.488ns (16.640%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 168.555 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.333 r  LO/phase_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.333    LO/phase_reg[24]_i_1_n_6
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.576   168.555    LO/clk_out1
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[25]/C
                         clock pessimism              0.395   168.950    
                         clock uncertainty           -0.199   168.751    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.109   168.860    LO/phase_reg[25]
  -------------------------------------------------------------------
                         required time                        168.860    
                         arrival time                        -177.333    
  -------------------------------------------------------------------
                         slack                                 -8.473    

Slack (VIOLATED) :        -8.465ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.932ns  (logic 7.444ns (83.345%)  route 1.488ns (16.655%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 168.555 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.325 r  LO/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.325    LO/phase_reg[24]_i_1_n_4
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.576   168.555    LO/clk_out1
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[27]/C
                         clock pessimism              0.395   168.950    
                         clock uncertainty           -0.199   168.751    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.109   168.860    LO/phase_reg[27]
  -------------------------------------------------------------------
                         required time                        168.860    
                         arrival time                        -177.325    
  -------------------------------------------------------------------
                         slack                                 -8.465    

Slack (VIOLATED) :        -8.389ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.856ns  (logic 7.368ns (83.202%)  route 1.488ns (16.798%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 168.555 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.249 r  LO/phase_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.249    LO/phase_reg[24]_i_1_n_5
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.576   168.555    LO/clk_out1
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[26]/C
                         clock pessimism              0.395   168.950    
                         clock uncertainty           -0.199   168.751    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.109   168.860    LO/phase_reg[26]
  -------------------------------------------------------------------
                         required time                        168.860    
                         arrival time                        -177.249    
  -------------------------------------------------------------------
                         slack                                 -8.389    

Slack (VIOLATED) :        -8.369ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.836ns  (logic 7.348ns (83.164%)  route 1.488ns (16.836%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 168.555 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.229 r  LO/phase_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.229    LO/phase_reg[24]_i_1_n_7
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.576   168.555    LO/clk_out1
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[24]/C
                         clock pessimism              0.395   168.950    
                         clock uncertainty           -0.199   168.751    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.109   168.860    LO/phase_reg[24]
  -------------------------------------------------------------------
                         required time                        168.860    
                         arrival time                        -177.229    
  -------------------------------------------------------------------
                         slack                                 -8.369    

Slack (VIOLATED) :        -8.355ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.823ns  (logic 7.335ns (83.139%)  route 1.488ns (16.861%))
  Logic Levels:           12  (CARRY4=10 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 168.556 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.216 r  LO/phase_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.216    LO/phase_reg[20]_i_1_n_6
    SLICE_X78Y116        FDRE                                         r  LO/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.577   168.556    LO/clk_out1
    SLICE_X78Y116        FDRE                                         r  LO/phase_reg[21]/C
                         clock pessimism              0.395   168.951    
                         clock uncertainty           -0.199   168.752    
    SLICE_X78Y116        FDRE (Setup_fdre_C_D)        0.109   168.861    LO/phase_reg[21]
  -------------------------------------------------------------------
                         required time                        168.861    
                         arrival time                        -177.216    
  -------------------------------------------------------------------
                         slack                                 -8.355    

Slack (VIOLATED) :        -8.347ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0 rise@169.231ns)
  Data Path Delay:        8.815ns  (logic 7.327ns (83.124%)  route 1.488ns (16.876%))
  Logic Levels:           12  (CARRY4=10 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 168.556 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.208 r  LO/phase_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.208    LO/phase_reg[20]_i_1_n_4
    SLICE_X78Y116        FDRE                                         r  LO/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.577   168.556    LO/clk_out1
    SLICE_X78Y116        FDRE                                         r  LO/phase_reg[23]/C
                         clock pessimism              0.395   168.951    
                         clock uncertainty           -0.199   168.752    
    SLICE_X78Y116        FDRE (Setup_fdre_C_D)        0.109   168.861    LO/phase_reg[23]
  -------------------------------------------------------------------
                         required time                        168.861    
                         arrival time                        -177.208    
  -------------------------------------------------------------------
                         slack                                 -8.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.292ns (37.229%)  route 0.492ns (62.771%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.548    -0.616    nolabel_line153/clk_out2
    SLICE_X55Y127        FDRE                                         r  nolabel_line153/volume_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  nolabel_line153/volume_out_reg[1]/Q
                         net (fo=21, routed)          0.492     0.004    condition_AM_for_DAC/audio_level[1]
    SLICE_X59Y124        LUT6 (Prop_lut6_I2_O)        0.099     0.103 r  condition_AM_for_DAC/audio_out[3]_i_3/O
                         net (fo=1, routed)           0.000     0.103    condition_AM_for_DAC/audio_out[3]_i_3_n_0
    SLICE_X59Y124        MUXF7 (Prop_muxf7_I1_O)      0.065     0.168 r  condition_AM_for_DAC/audio_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.168    condition_AM_for_DAC/audio_out_reg[3]_i_1_n_0
    SLICE_X59Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.815    -0.858    condition_AM_for_DAC/clk
    SLICE_X59Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[3]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.199    -0.102    
    SLICE_X59Y124        FDRE (Hold_fdre_C_D)         0.105     0.003    condition_AM_for_DAC/audio_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.144%)  route 0.636ns (81.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.586    -0.578    xvga1/clk_out2
    SLICE_X73Y112        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.636     0.199    vsync_synchronize/vsync
    SLICE_X54Y112        SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.823    -0.849    vsync_synchronize/clk_out1
    SLICE_X54Y112        SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.199    -0.093    
    SLICE_X54Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.024    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.300%)  route 0.687ns (78.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.687     0.229    AM_BP_sec_3/modulation_select_sw
    SLICE_X33Y153        LUT3 (Prop_lut3_I2_O)        0.045     0.274 r  AM_BP_sec_3/AM_peak_detect_i_2/O
                         net (fo=10, routed)          0.000     0.274    AM_peak_detect/sample_in[33]
    SLICE_X33Y153        FDRE                                         r  AM_peak_detect/past_val_reg[7][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.922    -0.751    AM_peak_detect/clk
    SLICE_X33Y153        FDRE                                         r  AM_peak_detect/past_val_reg[7][33]/C
                         clock pessimism              0.557    -0.194    
                         clock uncertainty            0.199     0.005    
    SLICE_X33Y153        FDRE (Hold_fdre_C_D)         0.092     0.097    AM_peak_detect/past_val_reg[7][33]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.248ns (30.438%)  route 0.567ns (69.562%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.548    -0.616    nolabel_line153/clk_out2
    SLICE_X55Y127        FDRE                                         r  nolabel_line153/volume_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  nolabel_line153/volume_out_reg[2]/Q
                         net (fo=20, routed)          0.567     0.092    condition_AM_for_DAC/audio_level[2]
    SLICE_X61Y124        LUT6 (Prop_lut6_I4_O)        0.045     0.137 r  condition_AM_for_DAC/audio_out[5]_i_2/O
                         net (fo=1, routed)           0.000     0.137    condition_AM_for_DAC/audio_out[5]_i_2_n_0
    SLICE_X61Y124        MUXF7 (Prop_muxf7_I0_O)      0.062     0.199 r  condition_AM_for_DAC/audio_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.199    condition_AM_for_DAC/audio_out_reg[5]_i_1_n_0
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.815    -0.858    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.199    -0.102    
    SLICE_X61Y124        FDRE (Hold_fdre_C_D)         0.105     0.003    condition_AM_for_DAC/audio_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.233%)  route 0.690ns (78.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.488     0.029    AM_BP_sec_3/modulation_select_sw
    SLICE_X33Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.074 r  AM_BP_sec_3/AM_peak_detect_i_5/O
                         net (fo=12, routed)          0.202     0.277    AM_peak_detect/sample_in[30]
    SLICE_X37Y152        FDRE                                         r  AM_peak_detect/past_val_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.922    -0.751    AM_peak_detect/clk
    SLICE_X37Y152        FDRE                                         r  AM_peak_detect/past_val_reg[0][30]/C
                         clock pessimism              0.557    -0.194    
                         clock uncertainty            0.199     0.005    
    SLICE_X37Y152        FDRE (Hold_fdre_C_D)         0.070     0.075    AM_peak_detect/past_val_reg[0][30]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.301ns (36.288%)  route 0.528ns (63.712%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.548    -0.616    nolabel_line153/clk_out2
    SLICE_X55Y127        FDRE                                         r  nolabel_line153/volume_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  nolabel_line153/volume_out_reg[1]/Q
                         net (fo=21, routed)          0.528     0.040    condition_AM_for_DAC/audio_level[1]
    SLICE_X61Y124        LUT6 (Prop_lut6_I2_O)        0.099     0.139 r  condition_AM_for_DAC/audio_out[6]_i_3/O
                         net (fo=1, routed)           0.000     0.139    condition_AM_for_DAC/audio_out[6]_i_3_n_0
    SLICE_X61Y124        MUXF7 (Prop_muxf7_I1_O)      0.074     0.213 r  condition_AM_for_DAC/audio_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.213    condition_AM_for_DAC/audio_out_reg[6]_i_1_n_0
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.815    -0.858    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.199    -0.102    
    SLICE_X61Y124        FDRE (Hold_fdre_C_D)         0.105     0.003    condition_AM_for_DAC/audio_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.038%)  route 0.621ns (76.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.343    -0.115    AM_BP_sec_3/modulation_select_sw
    SLICE_X33Y144        LUT3 (Prop_lut3_I2_O)        0.045    -0.070 r  AM_BP_sec_3/AM_peak_detect_i_35/O
                         net (fo=12, routed)          0.278     0.208    AM_peak_detect/sample_in[0]
    SLICE_X36Y143        FDRE                                         r  AM_peak_detect/past_val_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.835    -0.838    AM_peak_detect/clk
    SLICE_X36Y143        FDRE                                         r  AM_peak_detect/past_val_reg[0][0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.199    -0.082    
    SLICE_X36Y143        FDRE (Hold_fdre_C_D)         0.066    -0.016    AM_peak_detect/past_val_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.038%)  route 0.621ns (76.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.343    -0.115    AM_BP_sec_3/modulation_select_sw
    SLICE_X33Y144        LUT3 (Prop_lut3_I2_O)        0.045    -0.070 r  AM_BP_sec_3/AM_peak_detect_i_35/O
                         net (fo=12, routed)          0.278     0.208    AM_peak_detect/sample_in[0]
    SLICE_X37Y143        FDRE                                         r  AM_peak_detect/past_val_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.835    -0.838    AM_peak_detect/clk
    SLICE_X37Y143        FDRE                                         r  AM_peak_detect/past_val_reg[1][0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.199    -0.082    
    SLICE_X37Y143        FDRE (Hold_fdre_C_D)         0.066    -0.016    AM_peak_detect/past_val_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[4][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.625%)  route 0.716ns (79.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.501     0.043    AM_BP_sec_3/modulation_select_sw
    SLICE_X30Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.088 r  AM_BP_sec_3/AM_peak_detect_i_7/O
                         net (fo=12, routed)          0.215     0.303    AM_peak_detect/sample_in[28]
    SLICE_X31Y152        FDRE                                         r  AM_peak_detect/past_val_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.923    -0.750    AM_peak_detect/clk
    SLICE_X31Y152        FDRE                                         r  AM_peak_detect/past_val_reg[4][28]/C
                         clock pessimism              0.557    -0.193    
                         clock uncertainty            0.199     0.006    
    SLICE_X31Y152        FDRE (Hold_fdre_C_D)         0.070     0.076    AM_peak_detect/past_val_reg[4][28]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.574%)  route 0.718ns (79.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.508     0.050    AM_BP_sec_3/modulation_select_sw
    SLICE_X31Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.095 r  AM_BP_sec_3/AM_peak_detect_i_9/O
                         net (fo=12, routed)          0.210     0.305    AM_peak_detect/sample_in[26]
    SLICE_X29Y152        FDRE                                         r  AM_peak_detect/past_val_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.924    -0.749    AM_peak_detect/clk
    SLICE_X29Y152        FDRE                                         r  AM_peak_detect/past_val_reg[0][26]/C
                         clock pessimism              0.557    -0.192    
                         clock uncertainty            0.199     0.007    
    SLICE_X29Y152        FDRE (Hold_fdre_C_D)         0.070     0.077    AM_peak_detect/past_val_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.664ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.664ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.116ns  (logic 0.478ns (42.843%)  route 0.638ns (57.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X12Y119        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.638     1.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X12Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y118        FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -1.116    
  -------------------------------------------------------------------
                         slack                                 31.664    

Slack (MET) :             31.751ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.984ns  (logic 0.478ns (48.559%)  route 0.506ns (51.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X10Y125        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.506     0.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X9Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y125         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                 31.751    

Slack (MET) :             31.782ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.954ns  (logic 0.478ns (50.084%)  route 0.476ns (49.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X12Y119        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.476     0.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X11Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y119        FDCE (Setup_fdce_C_D)       -0.264    32.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.736    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                 31.782    

Slack (MET) :             31.807ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.923ns  (logic 0.478ns (51.806%)  route 0.445ns (48.194%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X10Y125        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.445     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X9Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y125         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                 31.807    

Slack (MET) :             31.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.988ns  (logic 0.518ns (52.411%)  route 0.470ns (47.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X10Y125        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.470     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X9Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y125         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 31.917    

Slack (MET) :             31.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.958ns  (logic 0.518ns (54.065%)  route 0.440ns (45.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y119                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X12Y119        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.440     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X11Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y119        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.958    
  -------------------------------------------------------------------
                         slack                                 31.949    

Slack (MET) :             31.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.988ns  (logic 0.518ns (52.411%)  route 0.470ns (47.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X10Y125        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.470     0.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X8Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y125         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 31.965    

Slack (MET) :             31.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.974ns  (logic 0.518ns (53.208%)  route 0.456ns (46.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X12Y120        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.456     0.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X12Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y118        FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                 31.979    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          614  Failing Endpoints,  Worst Slack       -8.591ns,  Total Violation    -1937.674ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.591ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.057ns  (logic 7.569ns (83.575%)  route 1.488ns (16.425%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 168.553 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.127 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.127    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.450 r  LO/phase_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.450    LO/phase_reg[28]_i_1_n_6
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.574   168.553    LO/clk_out1
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[29]/C
                         clock pessimism              0.395   168.948    
                         clock uncertainty           -0.198   168.750    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109   168.859    LO/phase_reg[29]
  -------------------------------------------------------------------
                         required time                        168.859    
                         arrival time                        -177.450    
  -------------------------------------------------------------------
                         slack                                 -8.591    

Slack (VIOLATED) :        -8.583ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        9.049ns  (logic 7.561ns (83.560%)  route 1.488ns (16.440%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 168.553 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.127 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.127    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.442 r  LO/phase_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.442    LO/phase_reg[28]_i_1_n_4
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.574   168.553    LO/clk_out1
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[31]/C
                         clock pessimism              0.395   168.948    
                         clock uncertainty           -0.198   168.750    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109   168.859    LO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                        168.859    
                         arrival time                        -177.442    
  -------------------------------------------------------------------
                         slack                                 -8.583    

Slack (VIOLATED) :        -8.507ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.973ns  (logic 7.485ns (83.421%)  route 1.488ns (16.579%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 168.553 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.127 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.127    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.366 r  LO/phase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.366    LO/phase_reg[28]_i_1_n_5
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.574   168.553    LO/clk_out1
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[30]/C
                         clock pessimism              0.395   168.948    
                         clock uncertainty           -0.198   168.750    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109   168.859    LO/phase_reg[30]
  -------------------------------------------------------------------
                         required time                        168.859    
                         arrival time                        -177.366    
  -------------------------------------------------------------------
                         slack                                 -8.507    

Slack (VIOLATED) :        -8.487ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.953ns  (logic 7.465ns (83.384%)  route 1.488ns (16.616%))
  Logic Levels:           14  (CARRY4=12 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 168.553 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.127 r  LO/phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.127    LO/phase_reg[24]_i_1_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.346 r  LO/phase_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.346    LO/phase_reg[28]_i_1_n_7
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.574   168.553    LO/clk_out1
    SLICE_X78Y118        FDRE                                         r  LO/phase_reg[28]/C
                         clock pessimism              0.395   168.948    
                         clock uncertainty           -0.198   168.750    
    SLICE_X78Y118        FDRE (Setup_fdre_C_D)        0.109   168.859    LO/phase_reg[28]
  -------------------------------------------------------------------
                         required time                        168.859    
                         arrival time                        -177.346    
  -------------------------------------------------------------------
                         slack                                 -8.487    

Slack (VIOLATED) :        -8.472ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.940ns  (logic 7.452ns (83.360%)  route 1.488ns (16.640%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 168.555 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.333 r  LO/phase_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.333    LO/phase_reg[24]_i_1_n_6
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.576   168.555    LO/clk_out1
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[25]/C
                         clock pessimism              0.395   168.950    
                         clock uncertainty           -0.198   168.752    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.109   168.861    LO/phase_reg[25]
  -------------------------------------------------------------------
                         required time                        168.861    
                         arrival time                        -177.333    
  -------------------------------------------------------------------
                         slack                                 -8.472    

Slack (VIOLATED) :        -8.464ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.932ns  (logic 7.444ns (83.345%)  route 1.488ns (16.655%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 168.555 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.325 r  LO/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.325    LO/phase_reg[24]_i_1_n_4
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.576   168.555    LO/clk_out1
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[27]/C
                         clock pessimism              0.395   168.950    
                         clock uncertainty           -0.198   168.752    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.109   168.861    LO/phase_reg[27]
  -------------------------------------------------------------------
                         required time                        168.861    
                         arrival time                        -177.325    
  -------------------------------------------------------------------
                         slack                                 -8.464    

Slack (VIOLATED) :        -8.388ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.856ns  (logic 7.368ns (83.202%)  route 1.488ns (16.798%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 168.555 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   177.249 r  LO/phase_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000   177.249    LO/phase_reg[24]_i_1_n_5
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.576   168.555    LO/clk_out1
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[26]/C
                         clock pessimism              0.395   168.950    
                         clock uncertainty           -0.198   168.752    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.109   168.861    LO/phase_reg[26]
  -------------------------------------------------------------------
                         required time                        168.861    
                         arrival time                        -177.249    
  -------------------------------------------------------------------
                         slack                                 -8.388    

Slack (VIOLATED) :        -8.368ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.836ns  (logic 7.348ns (83.164%)  route 1.488ns (16.836%))
  Logic Levels:           13  (CARRY4=11 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 168.555 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   177.010 r  LO/phase_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000   177.010    LO/phase_reg[20]_i_1_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   177.229 r  LO/phase_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000   177.229    LO/phase_reg[24]_i_1_n_7
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.576   168.555    LO/clk_out1
    SLICE_X78Y117        FDRE                                         r  LO/phase_reg[24]/C
                         clock pessimism              0.395   168.950    
                         clock uncertainty           -0.198   168.752    
    SLICE_X78Y117        FDRE (Setup_fdre_C_D)        0.109   168.861    LO/phase_reg[24]
  -------------------------------------------------------------------
                         required time                        168.861    
                         arrival time                        -177.229    
  -------------------------------------------------------------------
                         slack                                 -8.368    

Slack (VIOLATED) :        -8.354ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.823ns  (logic 7.335ns (83.139%)  route 1.488ns (16.861%))
  Logic Levels:           12  (CARRY4=10 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 168.556 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   177.216 r  LO/phase_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   177.216    LO/phase_reg[20]_i_1_n_6
    SLICE_X78Y116        FDRE                                         r  LO/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.577   168.556    LO/clk_out1
    SLICE_X78Y116        FDRE                                         r  LO/phase_reg[21]/C
                         clock pessimism              0.395   168.951    
                         clock uncertainty           -0.198   168.753    
    SLICE_X78Y116        FDRE (Setup_fdre_C_D)        0.109   168.862    LO/phase_reg[21]
  -------------------------------------------------------------------
                         required time                        168.862    
                         arrival time                        -177.216    
  -------------------------------------------------------------------
                         slack                                 -8.354    

Slack (VIOLATED) :        -8.346ns  (required time - arrival time)
  Source:                 adjust_frequency/center_frequency_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            LO/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out1_clk_wiz_0_1 rise@170.000ns - clk_out2_clk_wiz_0_1 rise@169.231ns)
  Data Path Delay:        8.815ns  (logic 7.327ns (83.124%)  route 1.488ns (16.876%))
  Logic Levels:           12  (CARRY4=10 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 168.556 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.837ns = ( 168.394 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    169.231   169.231 r  
    E3                                                0.000   169.231 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   169.231    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   170.713 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   171.946    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   164.875 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   166.595    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   166.691 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.703   168.394    adjust_frequency/clk_out2
    SLICE_X78Y110        FDSE                                         r  adjust_frequency/center_frequency_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDSE (Prop_fdse_C_Q)         0.478   168.872 r  adjust_frequency/center_frequency_out_reg[4]/Q
                         net (fo=12, routed)          0.314   169.186    LO/Q[4]
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827   170.013 r  LO/phase_inc0_i_4/CO[3]
                         net (fo=1, routed)           0.000   170.013    LO/phase_inc0_i_4_n_0
    SLICE_X79Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.127 r  LO/phase_inc0_i_3/CO[3]
                         net (fo=1, routed)           0.000   170.127    LO/phase_inc0_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   170.241 r  LO/phase_inc0_i_2/CO[3]
                         net (fo=1, routed)           0.000   170.241    LO/phase_inc0_i_2_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   170.575 r  LO/phase_inc0_i_1/O[1]
                         net (fo=1, routed)           0.548   171.123    LO/A[17]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_A[17]_P[5])
                                                      4.020   175.143 r  LO/phase_inc0/P[5]
                         net (fo=2, routed)           0.626   175.768    LO/phase_inc0_n_100
    SLICE_X78Y111        LUT2 (Prop_lut2_I0_O)        0.124   175.892 r  LO/phase[0]_i_4/O
                         net (fo=1, routed)           0.000   175.892    LO/phase[0]_i_4_n_0
    SLICE_X78Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   176.425 r  LO/phase_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.425    LO/phase_reg[0]_i_1_n_0
    SLICE_X78Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.542 r  LO/phase_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.542    LO/phase_reg[4]_i_1_n_0
    SLICE_X78Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.659 r  LO/phase_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.659    LO/phase_reg[8]_i_1_n_0
    SLICE_X78Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.776 r  LO/phase_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.776    LO/phase_reg[12]_i_1_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   176.893 r  LO/phase_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   176.893    LO/phase_reg[16]_i_1_n_0
    SLICE_X78Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   177.208 r  LO/phase_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   177.208    LO/phase_reg[20]_i_1_n_4
    SLICE_X78Y116        FDRE                                         r  LO/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    170.000   170.000 r  
    E3                                                0.000   170.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   170.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   171.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   172.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   165.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   166.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   166.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.577   168.556    LO/clk_out1
    SLICE_X78Y116        FDRE                                         r  LO/phase_reg[23]/C
                         clock pessimism              0.395   168.951    
                         clock uncertainty           -0.198   168.753    
    SLICE_X78Y116        FDRE (Setup_fdre_C_D)        0.109   168.862    LO/phase_reg[23]
  -------------------------------------------------------------------
                         required time                        168.862    
                         arrival time                        -177.208    
  -------------------------------------------------------------------
                         slack                                 -8.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.292ns (37.229%)  route 0.492ns (62.771%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.548    -0.616    nolabel_line153/clk_out2
    SLICE_X55Y127        FDRE                                         r  nolabel_line153/volume_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  nolabel_line153/volume_out_reg[1]/Q
                         net (fo=21, routed)          0.492     0.004    condition_AM_for_DAC/audio_level[1]
    SLICE_X59Y124        LUT6 (Prop_lut6_I2_O)        0.099     0.103 r  condition_AM_for_DAC/audio_out[3]_i_3/O
                         net (fo=1, routed)           0.000     0.103    condition_AM_for_DAC/audio_out[3]_i_3_n_0
    SLICE_X59Y124        MUXF7 (Prop_muxf7_I1_O)      0.065     0.168 r  condition_AM_for_DAC/audio_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.168    condition_AM_for_DAC/audio_out_reg[3]_i_1_n_0
    SLICE_X59Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.815    -0.858    condition_AM_for_DAC/clk
    SLICE_X59Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[3]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.198    -0.104    
    SLICE_X59Y124        FDRE (Hold_fdre_C_D)         0.105     0.001    condition_AM_for_DAC/audio_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vsync_synchronize/sync_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.144%)  route 0.636ns (81.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.586    -0.578    xvga1/clk_out2
    SLICE_X73Y112        FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  xvga1/vsync_out_reg/Q
                         net (fo=3, routed)           0.636     0.199    vsync_synchronize/vsync
    SLICE_X54Y112        SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.823    -0.849    vsync_synchronize/clk_out1
    SLICE_X54Y112        SRL16E                                       r  vsync_synchronize/sync_reg[1]_srl2/CLK
                         clock pessimism              0.557    -0.293    
                         clock uncertainty            0.198    -0.095    
    SLICE_X54Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.022    vsync_synchronize/sync_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[7][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.300%)  route 0.687ns (78.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.687     0.229    AM_BP_sec_3/modulation_select_sw
    SLICE_X33Y153        LUT3 (Prop_lut3_I2_O)        0.045     0.274 r  AM_BP_sec_3/AM_peak_detect_i_2/O
                         net (fo=10, routed)          0.000     0.274    AM_peak_detect/sample_in[33]
    SLICE_X33Y153        FDRE                                         r  AM_peak_detect/past_val_reg[7][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.922    -0.751    AM_peak_detect/clk
    SLICE_X33Y153        FDRE                                         r  AM_peak_detect/past_val_reg[7][33]/C
                         clock pessimism              0.557    -0.194    
                         clock uncertainty            0.198     0.004    
    SLICE_X33Y153        FDRE (Hold_fdre_C_D)         0.092     0.096    AM_peak_detect/past_val_reg[7][33]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.248ns (30.438%)  route 0.567ns (69.562%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.548    -0.616    nolabel_line153/clk_out2
    SLICE_X55Y127        FDRE                                         r  nolabel_line153/volume_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  nolabel_line153/volume_out_reg[2]/Q
                         net (fo=20, routed)          0.567     0.092    condition_AM_for_DAC/audio_level[2]
    SLICE_X61Y124        LUT6 (Prop_lut6_I4_O)        0.045     0.137 r  condition_AM_for_DAC/audio_out[5]_i_2/O
                         net (fo=1, routed)           0.000     0.137    condition_AM_for_DAC/audio_out[5]_i_2_n_0
    SLICE_X61Y124        MUXF7 (Prop_muxf7_I0_O)      0.062     0.199 r  condition_AM_for_DAC/audio_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.199    condition_AM_for_DAC/audio_out_reg[5]_i_1_n_0
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.815    -0.858    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.198    -0.104    
    SLICE_X61Y124        FDRE (Hold_fdre_C_D)         0.105     0.001    condition_AM_for_DAC/audio_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.233%)  route 0.690ns (78.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.488     0.029    AM_BP_sec_3/modulation_select_sw
    SLICE_X33Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.074 r  AM_BP_sec_3/AM_peak_detect_i_5/O
                         net (fo=12, routed)          0.202     0.277    AM_peak_detect/sample_in[30]
    SLICE_X37Y152        FDRE                                         r  AM_peak_detect/past_val_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.922    -0.751    AM_peak_detect/clk
    SLICE_X37Y152        FDRE                                         r  AM_peak_detect/past_val_reg[0][30]/C
                         clock pessimism              0.557    -0.194    
                         clock uncertainty            0.198     0.004    
    SLICE_X37Y152        FDRE (Hold_fdre_C_D)         0.070     0.074    AM_peak_detect/past_val_reg[0][30]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 nolabel_line153/volume_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            condition_AM_for_DAC/audio_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.301ns (36.288%)  route 0.528ns (63.712%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.548    -0.616    nolabel_line153/clk_out2
    SLICE_X55Y127        FDRE                                         r  nolabel_line153/volume_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  nolabel_line153/volume_out_reg[1]/Q
                         net (fo=21, routed)          0.528     0.040    condition_AM_for_DAC/audio_level[1]
    SLICE_X61Y124        LUT6 (Prop_lut6_I2_O)        0.099     0.139 r  condition_AM_for_DAC/audio_out[6]_i_3/O
                         net (fo=1, routed)           0.000     0.139    condition_AM_for_DAC/audio_out[6]_i_3_n_0
    SLICE_X61Y124        MUXF7 (Prop_muxf7_I1_O)      0.074     0.213 r  condition_AM_for_DAC/audio_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.213    condition_AM_for_DAC/audio_out_reg[6]_i_1_n_0
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.815    -0.858    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.198    -0.104    
    SLICE_X61Y124        FDRE (Hold_fdre_C_D)         0.105     0.001    condition_AM_for_DAC/audio_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.038%)  route 0.621ns (76.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.343    -0.115    AM_BP_sec_3/modulation_select_sw
    SLICE_X33Y144        LUT3 (Prop_lut3_I2_O)        0.045    -0.070 r  AM_BP_sec_3/AM_peak_detect_i_35/O
                         net (fo=12, routed)          0.278     0.208    AM_peak_detect/sample_in[0]
    SLICE_X36Y143        FDRE                                         r  AM_peak_detect/past_val_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.835    -0.838    AM_peak_detect/clk
    SLICE_X36Y143        FDRE                                         r  AM_peak_detect/past_val_reg[0][0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.198    -0.084    
    SLICE_X36Y143        FDRE (Hold_fdre_C_D)         0.066    -0.018    AM_peak_detect/past_val_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.038%)  route 0.621ns (76.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.343    -0.115    AM_BP_sec_3/modulation_select_sw
    SLICE_X33Y144        LUT3 (Prop_lut3_I2_O)        0.045    -0.070 r  AM_BP_sec_3/AM_peak_detect_i_35/O
                         net (fo=12, routed)          0.278     0.208    AM_peak_detect/sample_in[0]
    SLICE_X37Y143        FDRE                                         r  AM_peak_detect/past_val_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.835    -0.838    AM_peak_detect/clk
    SLICE_X37Y143        FDRE                                         r  AM_peak_detect/past_val_reg[1][0]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.198    -0.084    
    SLICE_X37Y143        FDRE (Hold_fdre_C_D)         0.066    -0.018    AM_peak_detect/past_val_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[4][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.625%)  route 0.716ns (79.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.501     0.043    AM_BP_sec_3/modulation_select_sw
    SLICE_X30Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.088 r  AM_BP_sec_3/AM_peak_detect_i_7/O
                         net (fo=12, routed)          0.215     0.303    AM_peak_detect/sample_in[28]
    SLICE_X31Y152        FDRE                                         r  AM_peak_detect/past_val_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.923    -0.750    AM_peak_detect/clk
    SLICE_X31Y152        FDRE                                         r  AM_peak_detect/past_val_reg[4][28]/C
                         clock pessimism              0.557    -0.193    
                         clock uncertainty            0.198     0.005    
    SLICE_X31Y152        FDRE (Hold_fdre_C_D)         0.070     0.075    AM_peak_detect/past_val_reg[4][28]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 modulation_select_sw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            AM_peak_detect/past_val_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.574%)  route 0.718ns (79.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.565    -0.599    clk_65mhz
    SLICE_X31Y144        FDRE                                         r  modulation_select_sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  modulation_select_sw_reg/Q
                         net (fo=36, routed)          0.508     0.050    AM_BP_sec_3/modulation_select_sw
    SLICE_X31Y151        LUT3 (Prop_lut3_I2_O)        0.045     0.095 r  AM_BP_sec_3/AM_peak_detect_i_9/O
                         net (fo=12, routed)          0.210     0.305    AM_peak_detect/sample_in[26]
    SLICE_X29Y152        FDRE                                         r  AM_peak_detect/past_val_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.924    -0.749    AM_peak_detect/clk
    SLICE_X29Y152        FDRE                                         r  AM_peak_detect/past_val_reg[0][26]/C
                         clock pessimism              0.557    -0.192    
                         clock uncertainty            0.198     0.006    
    SLICE_X29Y152        FDRE (Hold_fdre_C_D)         0.070     0.076    AM_peak_detect/past_val_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.229    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          423  Failing Endpoints,  Worst Slack       -5.351ns,  Total Violation    -1857.195ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.351ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.645ns  (logic 2.204ns (39.041%)  route 3.441ns (60.959%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.549    34.704    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X67Y116        FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X67Y116        FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.198    29.434    
    SLICE_X67Y116        FDCE (Setup_fdce_C_D)       -0.081    29.353    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         29.353    
                         arrival time                         -34.704    
  -------------------------------------------------------------------
                         slack                                 -5.351    

Slack (VIOLATED) :        -5.342ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.513ns  (logic 2.204ns (39.982%)  route 3.309ns (60.018%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.416    34.571    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y116        FDRE                                         r  my_buffer/frame1_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X64Y116        FDRE                                         r  my_buffer/frame1_addr_reg[0]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.198    29.434    
    SLICE_X64Y116        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/frame1_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.571    
  -------------------------------------------------------------------
                         slack                                 -5.342    

Slack (VIOLATED) :        -5.342ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.513ns  (logic 2.204ns (39.982%)  route 3.309ns (60.018%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.416    34.571    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y116        FDRE                                         r  my_buffer/frame1_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X64Y116        FDRE                                         r  my_buffer/frame1_addr_reg[2]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.198    29.434    
    SLICE_X64Y116        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/frame1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.571    
  -------------------------------------------------------------------
                         slack                                 -5.342    

Slack (VIOLATED) :        -5.292ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.463ns  (logic 2.204ns (40.343%)  route 3.259ns (59.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 29.238 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    34.522    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    29.238    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[1]/C
                         clock pessimism              0.395    29.634    
                         clock uncertainty           -0.198    29.435    
    SLICE_X64Y115        FDRE (Setup_fdre_C_CE)      -0.205    29.230    my_buffer/frame1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.230    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                 -5.292    

Slack (VIOLATED) :        -5.292ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.463ns  (logic 2.204ns (40.343%)  route 3.259ns (59.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 29.238 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    34.522    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    29.238    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[6]/C
                         clock pessimism              0.395    29.634    
                         clock uncertainty           -0.198    29.435    
    SLICE_X64Y115        FDRE (Setup_fdre_C_CE)      -0.205    29.230    my_buffer/frame1_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         29.230    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                 -5.292    

Slack (VIOLATED) :        -5.292ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.463ns  (logic 2.204ns (40.343%)  route 3.259ns (59.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 29.238 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    34.522    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    29.238    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[7]/C
                         clock pessimism              0.395    29.634    
                         clock uncertainty           -0.198    29.435    
    SLICE_X64Y115        FDRE (Setup_fdre_C_CE)      -0.205    29.230    my_buffer/frame1_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         29.230    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                 -5.292    

Slack (VIOLATED) :        -5.292ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.463ns  (logic 2.204ns (40.343%)  route 3.259ns (59.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 29.238 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    34.522    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    29.238    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[9]/C
                         clock pessimism              0.395    29.634    
                         clock uncertainty           -0.198    29.435    
    SLICE_X64Y115        FDRE (Setup_fdre_C_CE)      -0.205    29.230    my_buffer/frame1_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         29.230    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                 -5.292    

Slack (VIOLATED) :        -5.275ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.441ns  (logic 2.204ns (40.506%)  route 3.237ns (59.494%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 29.233 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.738    33.860    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.124    33.984 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.517    34.500    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X63Y118        FDRE                                         r  my_buffer/frame2_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.485    29.233    my_buffer/clk_out2
    SLICE_X63Y118        FDRE                                         r  my_buffer/frame2_addr_reg[4]/C
                         clock pessimism              0.395    29.629    
                         clock uncertainty           -0.198    29.430    
    SLICE_X63Y118        FDRE (Setup_fdre_C_CE)      -0.205    29.225    my_buffer/frame2_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         29.225    
                         arrival time                         -34.500    
  -------------------------------------------------------------------
                         slack                                 -5.275    

Slack (VIOLATED) :        -5.267ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.473ns  (logic 2.204ns (40.273%)  route 3.269ns (59.727%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 29.236 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.377    34.532    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X62Y116        FDRE                                         r  my_buffer/frame1_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    29.236    my_buffer/clk_out2
    SLICE_X62Y116        FDRE                                         r  my_buffer/frame1_addr_reg[3]/C
                         clock pessimism              0.395    29.632    
                         clock uncertainty           -0.198    29.433    
    SLICE_X62Y116        FDRE (Setup_fdre_C_CE)      -0.169    29.264    my_buffer/frame1_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         29.264    
                         arrival time                         -34.532    
  -------------------------------------------------------------------
                         slack                                 -5.267    

Slack (VIOLATED) :        -5.267ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.473ns  (logic 2.204ns (40.273%)  route 3.269ns (59.727%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 29.236 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.377    34.532    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X62Y116        FDRE                                         r  my_buffer/frame1_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    29.236    my_buffer/clk_out2
    SLICE_X62Y116        FDRE                                         r  my_buffer/frame1_addr_reg[4]/C
                         clock pessimism              0.395    29.632    
                         clock uncertainty           -0.198    29.433    
    SLICE_X62Y116        FDRE (Setup_fdre_C_CE)      -0.169    29.264    my_buffer/frame1_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         29.264    
                         arrival time                         -34.532    
  -------------------------------------------------------------------
                         slack                                 -5.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.768%)  route 0.597ns (76.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.549    -0.615    condition_AM_for_DAC/clk
    SLICE_X64Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  condition_AM_for_DAC/audio_out_reg[2]/Q
                         net (fo=10, routed)          0.597     0.122    my_trigger/audio_out[2]
    SLICE_X65Y122        LUT6 (Prop_lut6_I0_O)        0.045     0.167 r  my_trigger/past_signal[6]_i_1/O
                         net (fo=1, routed)           0.000     0.167    my_buffer/past_signal_reg[6]_1
    SLICE_X65Y122        FDRE                                         r  my_buffer/past_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.821    -0.852    my_buffer/clk_out2
    SLICE_X65Y122        FDRE                                         r  my_buffer/past_signal_reg[6]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.198    -0.098    
    SLICE_X65Y122        FDRE (Hold_fdre_C_D)         0.091    -0.007    my_buffer/past_signal_reg[6]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.335%)  route 0.611ns (76.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.550    -0.614    condition_AM_for_DAC/clk
    SLICE_X63Y123        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=10, routed)          0.611     0.138    my_trigger/audio_out[1]
    SLICE_X65Y123        LUT6 (Prop_lut6_I0_O)        0.045     0.183 r  my_trigger/past_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     0.183    my_buffer/past_signal_reg[5]_1
    SLICE_X65Y123        FDRE                                         r  my_buffer/past_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X65Y123        FDRE                                         r  my_buffer/past_signal_reg[5]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.198    -0.100    
    SLICE_X65Y123        FDRE (Hold_fdre_C_D)         0.092    -0.008    my_buffer/past_signal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.348%)  route 0.646ns (77.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[6]/Q
                         net (fo=10, routed)          0.646     0.170    my_buffer/audio_out[6]
    SLICE_X62Y120        LUT6 (Prop_lut6_I2_O)        0.045     0.215 r  my_buffer/data_to_frame1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.215    my_buffer/data_to_frame10_in[10]
    SLICE_X62Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.851    my_buffer/clk_out2
    SLICE_X62Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[10]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.198    -0.097    
    SLICE_X62Y120        FDRE (Hold_fdre_C_D)         0.121     0.024    my_buffer/data_to_frame1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.213%)  route 0.588ns (73.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.550    -0.614    AD9220/clk_out1
    SLICE_X62Y123        FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=9, routed)           0.588     0.138    my_trigger/sample_offset[10]
    SLICE_X65Y123        LUT6 (Prop_lut6_I1_O)        0.045     0.183 r  my_trigger/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     0.183    my_buffer/past_signal_reg[10]_1
    SLICE_X65Y123        FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X65Y123        FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.198    -0.100    
    SLICE_X65Y123        FDRE (Hold_fdre_C_D)         0.092    -0.008    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.307%)  route 0.648ns (77.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y125        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[7]/Q
                         net (fo=10, routed)          0.648     0.172    my_trigger/audio_out[7]
    SLICE_X60Y124        LUT6 (Prop_lut6_I0_O)        0.045     0.217 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.217    my_buffer/past_signal_reg[11]_1
    SLICE_X60Y124        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.815    -0.858    my_buffer/clk_out2
    SLICE_X60Y124        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.198    -0.104    
    SLICE_X60Y124        FDRE (Hold_fdre_C_D)         0.120     0.016    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.766%)  route 0.602ns (74.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.552    -0.612    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.602     0.154    my_trigger/sample_offset[1]
    SLICE_X65Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.199 r  my_trigger/past_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     0.199    my_buffer/past_signal_reg[1]_1
    SLICE_X65Y120        FDRE                                         r  my_buffer/past_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.850    my_buffer/clk_out2
    SLICE_X65Y120        FDRE                                         r  my_buffer/past_signal_reg[1]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.198    -0.096    
    SLICE_X65Y120        FDRE (Hold_fdre_C_D)         0.092    -0.004    my_buffer/past_signal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.918%)  route 0.663ns (78.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[5]/Q
                         net (fo=10, routed)          0.663     0.186    my_trigger/audio_out[5]
    SLICE_X66Y121        LUT6 (Prop_lut6_I0_O)        0.045     0.231 r  my_trigger/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     0.231    my_buffer/past_signal_reg[9]_1
    SLICE_X66Y121        FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.851    my_buffer/clk_out2
    SLICE_X66Y121        FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.198    -0.097    
    SLICE_X66Y121        FDRE (Hold_fdre_C_D)         0.120     0.023    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.625%)  route 0.636ns (77.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[5]/Q
                         net (fo=10, routed)          0.636     0.160    my_buffer/audio_out[5]
    SLICE_X67Y120        LUT6 (Prop_lut6_I2_O)        0.045     0.205 r  my_buffer/data_to_frame2[9]_i_1/O
                         net (fo=1, routed)           0.000     0.205    my_buffer/data_to_frame20_in[9]
    SLICE_X67Y120        FDRE                                         r  my_buffer/data_to_frame2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.850    my_buffer/clk_out2
    SLICE_X67Y120        FDRE                                         r  my_buffer/data_to_frame2_reg[9]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.198    -0.096    
    SLICE_X67Y120        FDRE (Hold_fdre_C_D)         0.092    -0.004    my_buffer/data_to_frame2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.209ns (25.605%)  route 0.607ns (74.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.552    -0.612    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.607     0.159    my_buffer/sample_offset[1]
    SLICE_X64Y120        LUT5 (Prop_lut5_I1_O)        0.045     0.204 r  my_buffer/data_to_frame1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.204    my_buffer/data_to_frame10_in[1]
    SLICE_X64Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.850    my_buffer/clk_out2
    SLICE_X64Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[1]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.198    -0.096    
    SLICE_X64Y120        FDRE (Hold_fdre_C_D)         0.091    -0.005    my_buffer/data_to_frame1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.864%)  route 0.665ns (78.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[5]/Q
                         net (fo=10, routed)          0.665     0.189    my_buffer/audio_out[5]
    SLICE_X62Y120        LUT6 (Prop_lut6_I2_O)        0.045     0.234 r  my_buffer/data_to_frame1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.234    my_buffer/data_to_frame10_in[9]
    SLICE_X62Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.851    my_buffer/clk_out2
    SLICE_X62Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[9]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.198    -0.097    
    SLICE_X62Y120        FDRE (Hold_fdre_C_D)         0.121     0.024    my_buffer/data_to_frame1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.016ns,  Total Violation       -0.016ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.319ns  (logic 8.119ns (52.999%)  route 7.200ns (47.001%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.764    14.343    xvga1/rgb[11]_i_3_n_0
    SLICE_X77Y114        LUT6 (Prop_lut6_I4_O)        0.124    14.467 r  xvga1/rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    14.467    xvga1_n_67
    SLICE_X77Y114        FDRE                                         r  rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X77Y114        FDRE                                         r  rgb_reg[8]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X77Y114        FDRE (Setup_fdre_C_D)        0.031    14.451    rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                         -14.467    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.211ns  (logic 8.376ns (55.066%)  route 6.835ns (44.934%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.357    13.605 r  xvga1/rgb[1]_i_2/O
                         net (fo=1, routed)           0.399    14.004    xvga1/rgb[1]_i_2_n_0
    SLICE_X77Y114        LUT6 (Prop_lut6_I2_O)        0.355    14.359 r  xvga1/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    14.359    xvga1_n_74
    SLICE_X77Y114        FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X77Y114        FDRE                                         r  rgb_reg[1]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X77Y114        FDRE (Setup_fdre_C_D)        0.029    14.449    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -14.359    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.238ns  (logic 8.119ns (53.282%)  route 7.119ns (46.718%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.683    14.262    xvga1/rgb[11]_i_3_n_0
    SLICE_X74Y113        LUT5 (Prop_lut5_I4_O)        0.124    14.386 r  xvga1/rgb[2]_i_1/O
                         net (fo=1, routed)           0.000    14.386    xvga1_n_73
    SLICE_X74Y113        FDRE                                         r  rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X74Y113        FDRE                                         r  rgb_reg[2]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X74Y113        FDRE (Setup_fdre_C_D)        0.081    14.501    rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.182ns  (logic 8.119ns (53.477%)  route 7.063ns (46.523%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 f  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 f  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 r  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.627    14.206    xvga1/rgb[11]_i_3_n_0
    SLICE_X77Y113        LUT6 (Prop_lut6_I2_O)        0.124    14.330 r  xvga1/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    14.330    xvga1_n_71
    SLICE_X77Y113        FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X77Y113        FDRE                                         r  rgb_reg[4]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X77Y113        FDRE (Setup_fdre_C_D)        0.029    14.449    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -14.330    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.172ns  (logic 8.119ns (53.512%)  route 7.053ns (46.488%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.617    14.196    xvga1/rgb[11]_i_3_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.320 r  xvga1/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    14.320    xvga1_n_69
    SLICE_X74Y113        FDRE                                         r  rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X74Y113        FDRE                                         r  rgb_reg[6]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X74Y113        FDRE (Setup_fdre_C_D)        0.079    14.499    rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -14.320    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.168ns  (logic 8.119ns (53.527%)  route 7.049ns (46.473%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.613    14.192    xvga1/rgb[11]_i_3_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.316 r  xvga1/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    14.316    xvga1_n_70
    SLICE_X74Y113        FDRE                                         r  rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X74Y113        FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X74Y113        FDRE (Setup_fdre_C_D)        0.079    14.499    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -14.316    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.001ns  (logic 8.119ns (54.122%)  route 6.882ns (45.878%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.446    14.025    xvga1/rgb[11]_i_3_n_0
    SLICE_X75Y114        LUT5 (Prop_lut5_I4_O)        0.124    14.149 r  xvga1/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    14.149    xvga1_n_72
    SLICE_X75Y114        FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X75Y114        FDRE                                         r  rgb_reg[3]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X75Y114        FDRE (Setup_fdre_C_D)        0.031    14.451    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.997ns  (logic 8.119ns (54.137%)  route 6.878ns (45.863%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.442    14.021    xvga1/rgb[11]_i_3_n_0
    SLICE_X75Y114        LUT6 (Prop_lut6_I4_O)        0.124    14.145 r  xvga1/rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    14.145    xvga1_n_65
    SLICE_X75Y114        FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X75Y114        FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X75Y114        FDRE (Setup_fdre_C_D)        0.029    14.449    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.993ns  (logic 8.119ns (54.151%)  route 6.874ns (45.849%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.438    14.017    xvga1/rgb[11]_i_3_n_0
    SLICE_X74Y113        LUT6 (Prop_lut6_I4_O)        0.124    14.141 r  xvga1/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.141    xvga1_n_64
    SLICE_X74Y113        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X74Y113        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X74Y113        FDRE (Setup_fdre_C_D)        0.077    14.497    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -14.141    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 my_trigger/height_out_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0_1 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.890ns  (logic 8.119ns (54.526%)  route 6.771ns (45.474%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 13.940 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.688    -0.852    my_trigger/clk_out2
    SLICE_X75Y129        FDRE                                         r  my_trigger/height_out_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.433 f  my_trigger/height_out_signal_reg[1]/Q
                         net (fo=68, routed)          1.437     1.004    my_trigger/height_out_signal_reg[1]_0
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.299     1.303 r  my_trigger/scaled_trigger_height1_i_21/O
                         net (fo=1, routed)           0.000     1.303    plot/scaled_trigger_height1_1[0]
    SLICE_X77Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.853 r  plot/scaled_trigger_height1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.853    plot/scaled_trigger_height1_i_4_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.967 r  plot/scaled_trigger_height1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.967    plot/scaled_trigger_height1_i_3_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.081 r  plot/scaled_trigger_height1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.081    plot/scaled_trigger_height1_i_2_n_0
    SLICE_X77Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.303 r  plot/scaled_trigger_height1_i_1/O[0]
                         net (fo=11, routed)          0.760     3.063    plot/scaled_trigger_height1_i_1_n_7
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.016     7.079 f  plot/scaled_trigger_height1/P[11]
                         net (fo=2, routed)           0.912     7.991    plot/scaled_trigger_height1_n_94
    SLICE_X79Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.115 r  plot/rgb[11]_i_37/O
                         net (fo=1, routed)           0.520     8.635    plot/rgb[11]_i_37_n_0
    SLICE_X78Y119        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.230 r  plot/rgb_reg[11]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.230    plot/rgb_reg[11]_i_26_n_0
    SLICE_X78Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  plot/rgb_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.347    plot/rgb_reg[11]_i_25_n_0
    SLICE_X78Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.586 f  plot/rgb_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.804    10.391    plot/pixel_out_triggerline3[11]
    SLICE_X77Y119        LUT4 (Prop_lut4_I2_O)        0.301    10.692 r  plot/rgb[11]_i_18/O
                         net (fo=1, routed)           0.000    10.692    xvga1/rgb[11]_i_4_0[0]
    SLICE_X77Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.093 r  xvga1/rgb_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           1.243    12.336    xvga1/plot/pixel_out_triggerline2
    SLICE_X74Y114        LUT2 (Prop_lut2_I1_O)        0.153    12.489 r  xvga1/rgb[11]_i_4/O
                         net (fo=12, routed)          0.759    13.248    xvga1/plot/pixel_out_triggerline0
    SLICE_X74Y114        LUT3 (Prop_lut3_I1_O)        0.331    13.579 f  xvga1/rgb[11]_i_3/O
                         net (fo=10, routed)          0.335    13.914    xvga1/rgb[11]_i_3_n_0
    SLICE_X75Y114        LUT6 (Prop_lut6_I4_O)        0.124    14.038 r  xvga1/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    14.038    xvga1_n_66
    SLICE_X75Y114        FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.576    13.940    clk_65mhz
    SLICE_X75Y114        FDRE                                         r  rgb_reg[9]/C
                         clock pessimism              0.560    14.500    
                         clock uncertainty           -0.079    14.420    
    SLICE_X75Y114        FDRE (Setup_fdre_C_D)        0.032    14.452    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         14.452    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                  0.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_buffer/past_signal3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.548    -0.616    my_buffer/clk_out2
    SLICE_X61Y126        FDRE                                         r  my_buffer/past_signal3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  my_buffer/past_signal3_reg[7]/Q
                         net (fo=3, routed)           0.064    -0.411    my_buffer/past_signal3_reg[7]_0
    SLICE_X60Y126        LUT5 (Prop_lut5_I0_O)        0.045    -0.366 r  my_buffer/past_signal4[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.366    my_buffer/past_signal4[7]_i_1_n_0
    SLICE_X60Y126        FDRE                                         r  my_buffer/past_signal4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.816    -0.857    my_buffer/clk_out2
    SLICE_X60Y126        FDRE                                         r  my_buffer/past_signal4_reg[7]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.079    -0.524    
    SLICE_X60Y126        FDRE (Hold_fdre_C_D)         0.121    -0.403    my_buffer/past_signal4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 my_trigger/state_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_trigger/state_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.630%)  route 0.097ns (34.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.584    -0.580    my_trigger/clk_out2
    SLICE_X79Y128        FDRE                                         r  my_trigger/state_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  my_trigger/state_signal_reg[1]/Q
                         net (fo=7, routed)           0.097    -0.342    my_trigger/state_signal_reg_n_0_[1]
    SLICE_X78Y128        LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  my_trigger/state_signal[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.297    my_trigger/state_signal[2]_i_1__0_n_0
    SLICE_X78Y128        FDRE                                         r  my_trigger/state_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.854    -0.819    my_trigger/clk_out2
    SLICE_X78Y128        FDRE                                         r  my_trigger/state_signal_reg[2]/C
                         clock pessimism              0.252    -0.567    
                         clock uncertainty            0.079    -0.488    
    SLICE_X78Y128        FDRE (Hold_fdre_C_D)         0.121    -0.367    my_trigger/state_signal_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 my_buffer/past_signal15_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal16_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.550    -0.614    my_buffer/clk_out2
    SLICE_X71Y123        FDRE                                         r  my_buffer/past_signal15_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  my_buffer/past_signal15_reg[4]/Q
                         net (fo=3, routed)           0.099    -0.374    my_buffer/past_signal15_reg[4]_0
    SLICE_X70Y123        LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  my_buffer/past_signal16[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    my_buffer/past_signal16[4]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  my_buffer/past_signal16_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X70Y123        FDRE                                         r  my_buffer/past_signal16_reg[4]/C
                         clock pessimism              0.253    -0.601    
                         clock uncertainty            0.079    -0.522    
    SLICE_X70Y123        FDRE (Hold_fdre_C_D)         0.120    -0.402    my_buffer/past_signal16_reg[4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 my_buffer/past_signal16_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal17_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.550    -0.614    my_buffer/clk_out2
    SLICE_X71Y123        FDRE                                         r  my_buffer/past_signal16_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  my_buffer/past_signal16_reg[5]/Q
                         net (fo=3, routed)           0.101    -0.372    my_buffer/past_signal16_reg[5]_0
    SLICE_X70Y123        LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  my_buffer/past_signal17[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    my_buffer/past_signal17[5]_i_1_n_0
    SLICE_X70Y123        FDRE                                         r  my_buffer/past_signal17_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X70Y123        FDRE                                         r  my_buffer/past_signal17_reg[5]/C
                         clock pessimism              0.253    -0.601    
                         clock uncertainty            0.079    -0.522    
    SLICE_X70Y123        FDRE (Hold_fdre_C_D)         0.121    -0.401    my_buffer/past_signal17_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 my_buffer/frame2_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.774%)  route 0.229ns (58.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.556    -0.608    my_buffer/clk_out2
    SLICE_X62Y117        FDRE                                         r  my_buffer/frame2_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  my_buffer/frame2_addr_reg[6]/Q
                         net (fo=6, routed)           0.229    -0.216    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y47         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.866    -0.807    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y47         RAMB18E1                                     r  my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.553    
                         clock uncertainty            0.079    -0.473    
    RAMB18_X1Y47         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.290    my_buffer/frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 my_buffer/past_signal11_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.549%)  route 0.074ns (28.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.555    -0.609    my_buffer/clk_out2
    SLICE_X68Y131        FDRE                                         r  my_buffer/past_signal11_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  my_buffer/past_signal11_reg[8]/Q
                         net (fo=3, routed)           0.074    -0.394    my_buffer/past_signal11_reg[8]_0
    SLICE_X69Y131        LUT5 (Prop_lut5_I0_O)        0.045    -0.349 r  my_buffer/past_signal12[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    my_buffer/past_signal12[8]_i_1_n_0
    SLICE_X69Y131        FDRE                                         r  my_buffer/past_signal12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.825    -0.848    my_buffer/clk_out2
    SLICE_X69Y131        FDRE                                         r  my_buffer/past_signal12_reg[8]/C
                         clock pessimism              0.252    -0.596    
                         clock uncertainty            0.079    -0.517    
    SLICE_X69Y131        FDRE (Hold_fdre_C_D)         0.092    -0.425    my_buffer/past_signal12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.588    -0.576    xvga1/clk_out2
    SLICE_X74Y112        FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.056    -0.356    blank
    SLICE_X74Y112        FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.813    clk_65mhz
    SLICE_X74Y112        FDRE                                         r  b_reg/C
                         clock pessimism              0.237    -0.576    
                         clock uncertainty            0.079    -0.497    
    SLICE_X74Y112        FDRE (Hold_fdre_C_D)         0.060    -0.437    b_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 my_buffer/past_signal10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal11_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.817%)  route 0.110ns (37.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.552    -0.612    my_buffer/clk_out2
    SLICE_X65Y128        FDRE                                         r  my_buffer/past_signal10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  my_buffer/past_signal10_reg[2]/Q
                         net (fo=3, routed)           0.110    -0.361    my_buffer/past_signal10_reg[2]_0
    SLICE_X66Y128        LUT5 (Prop_lut5_I0_O)        0.045    -0.316 r  my_buffer/past_signal11[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    my_buffer/past_signal11[2]_i_1_n_0
    SLICE_X66Y128        FDRE                                         r  my_buffer/past_signal11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.851    my_buffer/clk_out2
    SLICE_X66Y128        FDRE                                         r  my_buffer/past_signal11_reg[2]/C
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.079    -0.519    
    SLICE_X66Y128        FDRE (Hold_fdre_C_D)         0.121    -0.398    my_buffer/past_signal11_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 my_buffer/frame1_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.111%)  route 0.272ns (65.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.558    -0.606    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  my_buffer/frame1_addr_reg[6]/Q
                         net (fo=6, routed)           0.272    -0.193    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y49         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.860    -0.813    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y49         RAMB18E1                                     r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.538    
                         clock uncertainty            0.079    -0.458    
    RAMB18_X1Y49         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.275    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 my_buffer/past_signal12_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_buffer/past_signal13_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.611%)  route 0.111ns (37.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.554    -0.610    my_buffer/clk_out2
    SLICE_X69Y130        FDRE                                         r  my_buffer/past_signal12_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  my_buffer/past_signal12_reg[9]/Q
                         net (fo=3, routed)           0.111    -0.358    my_buffer/past_signal12_reg[9]_0
    SLICE_X70Y130        LUT5 (Prop_lut5_I0_O)        0.045    -0.313 r  my_buffer/past_signal13[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    my_buffer/past_signal13[9]_i_1_n_0
    SLICE_X70Y130        FDRE                                         r  my_buffer/past_signal13_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.824    -0.849    my_buffer/clk_out2
    SLICE_X70Y130        FDRE                                         r  my_buffer/past_signal13_reg[9]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.079    -0.517    
    SLICE_X70Y130        FDRE (Hold_fdre_C_D)         0.121    -0.396    my_buffer/past_signal13_reg[9]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          423  Failing Endpoints,  Worst Slack       -5.351ns,  Total Violation    -1857.195ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.351ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.645ns  (logic 2.204ns (39.041%)  route 3.441ns (60.959%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.549    34.704    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X67Y116        FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    SLICE_X67Y116        FDCE                                         r  my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.198    29.434    
    SLICE_X67Y116        FDCE (Setup_fdce_C_D)       -0.081    29.353    my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/my_buffer/frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         29.353    
                         arrival time                         -34.704    
  -------------------------------------------------------------------
                         slack                                 -5.351    

Slack (VIOLATED) :        -5.342ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.513ns  (logic 2.204ns (39.982%)  route 3.309ns (60.018%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.416    34.571    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y116        FDRE                                         r  my_buffer/frame1_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X64Y116        FDRE                                         r  my_buffer/frame1_addr_reg[0]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.198    29.434    
    SLICE_X64Y116        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/frame1_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.571    
  -------------------------------------------------------------------
                         slack                                 -5.342    

Slack (VIOLATED) :        -5.342ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.513ns  (logic 2.204ns (39.982%)  route 3.309ns (60.018%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 29.237 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.416    34.571    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y116        FDRE                                         r  my_buffer/frame1_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.489    29.237    my_buffer/clk_out2
    SLICE_X64Y116        FDRE                                         r  my_buffer/frame1_addr_reg[2]/C
                         clock pessimism              0.395    29.633    
                         clock uncertainty           -0.198    29.434    
    SLICE_X64Y116        FDRE (Setup_fdre_C_CE)      -0.205    29.229    my_buffer/frame1_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         29.229    
                         arrival time                         -34.571    
  -------------------------------------------------------------------
                         slack                                 -5.342    

Slack (VIOLATED) :        -5.292ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.463ns  (logic 2.204ns (40.343%)  route 3.259ns (59.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 29.238 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    34.522    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    29.238    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[1]/C
                         clock pessimism              0.395    29.634    
                         clock uncertainty           -0.198    29.435    
    SLICE_X64Y115        FDRE (Setup_fdre_C_CE)      -0.205    29.230    my_buffer/frame1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.230    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                 -5.292    

Slack (VIOLATED) :        -5.292ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.463ns  (logic 2.204ns (40.343%)  route 3.259ns (59.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 29.238 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    34.522    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    29.238    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[6]/C
                         clock pessimism              0.395    29.634    
                         clock uncertainty           -0.198    29.435    
    SLICE_X64Y115        FDRE (Setup_fdre_C_CE)      -0.205    29.230    my_buffer/frame1_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         29.230    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                 -5.292    

Slack (VIOLATED) :        -5.292ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.463ns  (logic 2.204ns (40.343%)  route 3.259ns (59.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 29.238 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    34.522    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    29.238    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[7]/C
                         clock pessimism              0.395    29.634    
                         clock uncertainty           -0.198    29.435    
    SLICE_X64Y115        FDRE (Setup_fdre_C_CE)      -0.205    29.230    my_buffer/frame1_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         29.230    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                 -5.292    

Slack (VIOLATED) :        -5.292ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.463ns  (logic 2.204ns (40.343%)  route 3.259ns (59.657%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 29.238 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.367    34.522    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.490    29.238    my_buffer/clk_out2
    SLICE_X64Y115        FDRE                                         r  my_buffer/frame1_addr_reg[9]/C
                         clock pessimism              0.395    29.634    
                         clock uncertainty           -0.198    29.435    
    SLICE_X64Y115        FDRE (Setup_fdre_C_CE)      -0.205    29.230    my_buffer/frame1_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         29.230    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                 -5.292    

Slack (VIOLATED) :        -5.275ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame2_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.441ns  (logic 2.204ns (40.506%)  route 3.237ns (59.494%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 29.233 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.738    33.860    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X64Y119        LUT4 (Prop_lut4_I1_O)        0.124    33.984 r  my_buffer/frame2_addr[9]_i_1/O
                         net (fo=11, routed)          0.517    34.500    my_buffer/frame2_addr[9]_i_1_n_0
    SLICE_X63Y118        FDRE                                         r  my_buffer/frame2_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.485    29.233    my_buffer/clk_out2
    SLICE_X63Y118        FDRE                                         r  my_buffer/frame2_addr_reg[4]/C
                         clock pessimism              0.395    29.629    
                         clock uncertainty           -0.198    29.430    
    SLICE_X63Y118        FDRE (Setup_fdre_C_CE)      -0.205    29.225    my_buffer/frame2_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         29.225    
                         arrival time                         -34.500    
  -------------------------------------------------------------------
                         slack                                 -5.275    

Slack (VIOLATED) :        -5.267ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.473ns  (logic 2.204ns (40.273%)  route 3.269ns (59.727%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 29.236 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.377    34.532    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X62Y116        FDRE                                         r  my_buffer/frame1_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    29.236    my_buffer/clk_out2
    SLICE_X62Y116        FDRE                                         r  my_buffer/frame1_addr_reg[3]/C
                         clock pessimism              0.395    29.632    
                         clock uncertainty           -0.198    29.433    
    SLICE_X62Y116        FDRE (Setup_fdre_C_CE)      -0.169    29.264    my_buffer/frame1_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         29.264    
                         arrival time                         -34.532    
  -------------------------------------------------------------------
                         slack                                 -5.267    

Slack (VIOLATED) :        -5.267ns  (required time - arrival time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/frame1_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_out2_clk_wiz_0_1 rise@30.769ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        5.473ns  (logic 2.204ns (40.273%)  route 3.269ns (59.727%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 29.236 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.941ns = ( 29.059 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    25.645 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    27.364    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.460 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.599    29.059    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.518    29.577 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.620    30.197    AD9220/sample_offset[1]
    SLICE_X62Y121        LUT3 (Prop_lut3_I1_O)        0.124    30.321 r  AD9220/FSM_sequential_state[3]_i_199/O
                         net (fo=1, routed)           0.000    30.321    AD9220/FSM_sequential_state[3]_i_199_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.854 r  AD9220/FSM_sequential_state_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    30.854    AD9220/FSM_sequential_state_reg[3]_i_113_n_0
    SLICE_X62Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.971 r  AD9220/FSM_sequential_state_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.971    AD9220/FSM_sequential_state_reg[3]_i_43_n_0
    SLICE_X62Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.210 f  AD9220/FSM_sequential_state_reg[3]_i_34/O[2]
                         net (fo=1, routed)           0.316    31.526    AD9220/FSM_sequential_state_reg[3]_i_34_n_5
    SLICE_X64Y123        LUT4 (Prop_lut4_I3_O)        0.301    31.827 f  AD9220/FSM_sequential_state[3]_i_41/O
                         net (fo=2, routed)           0.596    32.423    AD9220/FSM_sequential_state[3]_i_41_n_0
    SLICE_X64Y125        LUT5 (Prop_lut5_I4_O)        0.124    32.547 r  AD9220/FSM_sequential_state[3]_i_12/O
                         net (fo=1, routed)           0.451    32.998    AD9220/FSM_sequential_state[3]_i_12_n_0
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.124    33.122 r  AD9220/FSM_sequential_state[3]_i_4/O
                         net (fo=8, routed)           0.909    34.031    my_buffer/FSM_sequential_state_reg[0]_rep__0_1
    SLICE_X65Y116        LUT6 (Prop_lut6_I4_O)        0.124    34.155 r  my_buffer/frame1_addr[9]_i_1/O
                         net (fo=11, routed)          0.377    34.532    my_buffer/frame1_addr[9]_i_1_n_0
    SLICE_X62Y116        FDRE                                         r  my_buffer/frame1_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     30.769    30.769 r  
    E3                                                0.000    30.769 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.769    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.180 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.342    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.019 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    27.658    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.749 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         1.488    29.236    my_buffer/clk_out2
    SLICE_X62Y116        FDRE                                         r  my_buffer/frame1_addr_reg[4]/C
                         clock pessimism              0.395    29.632    
                         clock uncertainty           -0.198    29.433    
    SLICE_X62Y116        FDRE (Setup_fdre_C_CE)      -0.169    29.264    my_buffer/frame1_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         29.264    
                         arrival time                         -34.532    
  -------------------------------------------------------------------
                         slack                                 -5.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.768%)  route 0.597ns (76.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.549    -0.615    condition_AM_for_DAC/clk
    SLICE_X64Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  condition_AM_for_DAC/audio_out_reg[2]/Q
                         net (fo=10, routed)          0.597     0.122    my_trigger/audio_out[2]
    SLICE_X65Y122        LUT6 (Prop_lut6_I0_O)        0.045     0.167 r  my_trigger/past_signal[6]_i_1/O
                         net (fo=1, routed)           0.000     0.167    my_buffer/past_signal_reg[6]_1
    SLICE_X65Y122        FDRE                                         r  my_buffer/past_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.821    -0.852    my_buffer/clk_out2
    SLICE_X65Y122        FDRE                                         r  my_buffer/past_signal_reg[6]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.198    -0.098    
    SLICE_X65Y122        FDRE (Hold_fdre_C_D)         0.091    -0.007    my_buffer/past_signal_reg[6]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.335%)  route 0.611ns (76.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.550    -0.614    condition_AM_for_DAC/clk
    SLICE_X63Y123        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  condition_AM_for_DAC/audio_out_reg[1]/Q
                         net (fo=10, routed)          0.611     0.138    my_trigger/audio_out[1]
    SLICE_X65Y123        LUT6 (Prop_lut6_I0_O)        0.045     0.183 r  my_trigger/past_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     0.183    my_buffer/past_signal_reg[5]_1
    SLICE_X65Y123        FDRE                                         r  my_buffer/past_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X65Y123        FDRE                                         r  my_buffer/past_signal_reg[5]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.198    -0.100    
    SLICE_X65Y123        FDRE (Hold_fdre_C_D)         0.092    -0.008    my_buffer/past_signal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.348%)  route 0.646ns (77.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[6]/Q
                         net (fo=10, routed)          0.646     0.170    my_buffer/audio_out[6]
    SLICE_X62Y120        LUT6 (Prop_lut6_I2_O)        0.045     0.215 r  my_buffer/data_to_frame1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.215    my_buffer/data_to_frame10_in[10]
    SLICE_X62Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.851    my_buffer/clk_out2
    SLICE_X62Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[10]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.198    -0.097    
    SLICE_X62Y120        FDRE (Hold_fdre_C_D)         0.121     0.024    my_buffer/data_to_frame1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.213%)  route 0.588ns (73.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.550    -0.614    AD9220/clk_out1
    SLICE_X62Y123        FDRE                                         r  AD9220/sample_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  AD9220/sample_offset_reg[10]/Q
                         net (fo=9, routed)           0.588     0.138    my_trigger/sample_offset[10]
    SLICE_X65Y123        LUT6 (Prop_lut6_I1_O)        0.045     0.183 r  my_trigger/past_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     0.183    my_buffer/past_signal_reg[10]_1
    SLICE_X65Y123        FDRE                                         r  my_buffer/past_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.819    -0.854    my_buffer/clk_out2
    SLICE_X65Y123        FDRE                                         r  my_buffer/past_signal_reg[10]/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.198    -0.100    
    SLICE_X65Y123        FDRE (Hold_fdre_C_D)         0.092    -0.008    my_buffer/past_signal_reg[10]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.186ns (22.307%)  route 0.648ns (77.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y125        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[7]/Q
                         net (fo=10, routed)          0.648     0.172    my_trigger/audio_out[7]
    SLICE_X60Y124        LUT6 (Prop_lut6_I0_O)        0.045     0.217 r  my_trigger/past_signal[11]_i_2/O
                         net (fo=1, routed)           0.000     0.217    my_buffer/past_signal_reg[11]_1
    SLICE_X60Y124        FDRE                                         r  my_buffer/past_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.815    -0.858    my_buffer/clk_out2
    SLICE_X60Y124        FDRE                                         r  my_buffer/past_signal_reg[11]/C
                         clock pessimism              0.557    -0.302    
                         clock uncertainty            0.198    -0.104    
    SLICE_X60Y124        FDRE (Hold_fdre_C_D)         0.120     0.016    my_buffer/past_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.209ns (25.766%)  route 0.602ns (74.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.552    -0.612    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.602     0.154    my_trigger/sample_offset[1]
    SLICE_X65Y120        LUT5 (Prop_lut5_I0_O)        0.045     0.199 r  my_trigger/past_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     0.199    my_buffer/past_signal_reg[1]_1
    SLICE_X65Y120        FDRE                                         r  my_buffer/past_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.850    my_buffer/clk_out2
    SLICE_X65Y120        FDRE                                         r  my_buffer/past_signal_reg[1]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.198    -0.096    
    SLICE_X65Y120        FDRE (Hold_fdre_C_D)         0.092    -0.004    my_buffer/past_signal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/past_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.918%)  route 0.663ns (78.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[5]/Q
                         net (fo=10, routed)          0.663     0.186    my_trigger/audio_out[5]
    SLICE_X66Y121        LUT6 (Prop_lut6_I0_O)        0.045     0.231 r  my_trigger/past_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     0.231    my_buffer/past_signal_reg[9]_1
    SLICE_X66Y121        FDRE                                         r  my_buffer/past_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.851    my_buffer/clk_out2
    SLICE_X66Y121        FDRE                                         r  my_buffer/past_signal_reg[9]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.198    -0.097    
    SLICE_X66Y121        FDRE (Hold_fdre_C_D)         0.120     0.023    my_buffer/past_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.625%)  route 0.636ns (77.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[5]/Q
                         net (fo=10, routed)          0.636     0.160    my_buffer/audio_out[5]
    SLICE_X67Y120        LUT6 (Prop_lut6_I2_O)        0.045     0.205 r  my_buffer/data_to_frame2[9]_i_1/O
                         net (fo=1, routed)           0.000     0.205    my_buffer/data_to_frame20_in[9]
    SLICE_X67Y120        FDRE                                         r  my_buffer/data_to_frame2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.850    my_buffer/clk_out2
    SLICE_X67Y120        FDRE                                         r  my_buffer/data_to_frame2_reg[9]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.198    -0.096    
    SLICE_X67Y120        FDRE (Hold_fdre_C_D)         0.092    -0.004    my_buffer/data_to_frame2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 AD9220/sample_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.209ns (25.605%)  route 0.607ns (74.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.552    -0.612    AD9220/clk_out1
    SLICE_X62Y122        FDRE                                         r  AD9220/sample_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  AD9220/sample_offset_reg[1]/Q
                         net (fo=10, routed)          0.607     0.159    my_buffer/sample_offset[1]
    SLICE_X64Y120        LUT5 (Prop_lut5_I1_O)        0.045     0.204 r  my_buffer/data_to_frame1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.204    my_buffer/data_to_frame10_in[1]
    SLICE_X64Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.823    -0.850    my_buffer/clk_out2
    SLICE_X64Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[1]/C
                         clock pessimism              0.557    -0.294    
                         clock uncertainty            0.198    -0.096    
    SLICE_X64Y120        FDRE (Hold_fdre_C_D)         0.091    -0.005    my_buffer/data_to_frame1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 condition_AM_for_DAC/audio_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_buffer/data_to_frame1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.864%)  route 0.665ns (78.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.547    -0.617    condition_AM_for_DAC/clk
    SLICE_X61Y124        FDRE                                         r  condition_AM_for_DAC/audio_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  condition_AM_for_DAC/audio_out_reg[5]/Q
                         net (fo=10, routed)          0.665     0.189    my_buffer/audio_out[5]
    SLICE_X62Y120        LUT6 (Prop_lut6_I2_O)        0.045     0.234 r  my_buffer/data_to_frame1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.234    my_buffer/data_to_frame10_in[9]
    SLICE_X62Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout2_buf/O
                         net (fo=862, routed)         0.822    -0.851    my_buffer/clk_out2
    SLICE_X62Y120        FDRE                                         r  my_buffer/data_to_frame1_reg[9]/C
                         clock pessimism              0.557    -0.295    
                         clock uncertainty            0.198    -0.097    
    SLICE_X62Y120        FDRE (Hold_fdre_C_D)         0.121     0.024    my_buffer/data_to_frame1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.209    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.773ns (32.340%)  route 1.617ns (67.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X12Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y111        LUT2 (Prop_lut2_I1_O)        0.295     0.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.764     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X12Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.502     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.578     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X12Y115        FDPE (Recov_fdpe_C_PRE)     -0.361     8.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.773ns (32.340%)  route 1.617ns (67.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X12Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y111        LUT2 (Prop_lut2_I1_O)        0.295     0.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.764     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X12Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.502     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.578     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X12Y115        FDPE (Recov_fdpe_C_PRE)     -0.361     8.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.773ns (32.340%)  route 1.617ns (67.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X12Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y111        LUT2 (Prop_lut2_I1_O)        0.295     0.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.764     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X12Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.502     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.578     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X12Y115        FDPE (Recov_fdpe_C_PRE)     -0.361     8.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.718ns (31.794%)  route 1.540ns (68.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.688    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X5Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.299     0.715 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.692     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X6Y125         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.570     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y125         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.560     9.109    
                         clock uncertainty           -0.074     9.035    
    SLICE_X6Y125         FDPE (Recov_fdpe_C_PRE)     -0.361     8.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  7.268    

Slack (MET) :             7.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.718ns (31.794%)  route 1.540ns (68.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.688    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X5Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.299     0.715 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.692     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X6Y125         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.570     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y125         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.560     9.109    
                         clock uncertainty           -0.074     9.035    
    SLICE_X6Y125         FDPE (Recov_fdpe_C_PRE)     -0.361     8.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  7.268    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.518ns (23.282%)  route 1.707ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.707     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y121         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.575     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y121         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.560     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.518ns (23.282%)  route 1.707ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.707     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y121         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.575     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y121         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.560     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.518ns (23.282%)  route 1.707ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.707     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y121         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.575     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y121         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.560     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.518ns (23.264%)  route 1.709ns (76.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.709     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X3Y120         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X3Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X3Y120         FDCE (Recov_fdce_C_CLR)     -0.405     8.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.518ns (23.264%)  route 1.709ns (76.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.709     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X3Y120         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X3Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X3Y120         FDCE (Recov_fdce_C_CLR)     -0.405     8.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                  7.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.645%)  route 0.116ns (41.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.164    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.116    -0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X1Y120         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.860    -0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X1Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.252    -0.561    
    SLICE_X1Y120         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.691%)  route 0.180ns (52.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.164    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.180    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X0Y120         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.860    -0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X0Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.252    -0.561    
    SLICE_X0Y120         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDPE (Prop_fdpe_C_Q)         0.148    -0.451 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.178    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y112        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.254    -0.583    
    SLICE_X12Y112        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.172%)  route 0.260ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X9Y115         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.260    -0.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X12Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.835    -0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.275    -0.563    
    SLICE_X12Y113        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.172%)  route 0.260ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X9Y115         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.260    -0.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X12Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.835    -0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.275    -0.563    
    SLICE_X12Y113        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.104%)  route 0.192ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.584    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDPE (Prop_fdpe_C_Q)         0.164    -0.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.192    -0.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X7Y123         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.852    -0.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.254    -0.566    
    SLICE_X7Y123         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.104%)  route 0.192ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.584    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDPE (Prop_fdpe_C_Q)         0.164    -0.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.192    -0.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X7Y123         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.852    -0.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.254    -0.566    
    SLICE_X7Y123         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.633%)  route 0.240ns (59.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDPE (Prop_fdpe_C_Q)         0.164    -0.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.240    -0.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X10Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.633%)  route 0.240ns (59.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDPE (Prop_fdpe_C_Q)         0.164    -0.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.240    -0.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X10Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.633%)  route 0.240ns (59.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDPE (Prop_fdpe_C_Q)         0.164    -0.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.240    -0.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X10Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.439    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.773ns (32.340%)  route 1.617ns (67.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X12Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y111        LUT2 (Prop_lut2_I1_O)        0.295     0.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.764     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X12Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.502     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.578     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X12Y115        FDPE (Recov_fdpe_C_PRE)     -0.361     8.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.773ns (32.340%)  route 1.617ns (67.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X12Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y111        LUT2 (Prop_lut2_I1_O)        0.295     0.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.764     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X12Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.502     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.578     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X12Y115        FDPE (Recov_fdpe_C_PRE)     -0.361     8.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.773ns (32.340%)  route 1.617ns (67.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X12Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y111        LUT2 (Prop_lut2_I1_O)        0.295     0.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.764     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X12Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.502     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.578     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X12Y115        FDPE (Recov_fdpe_C_PRE)     -0.361     8.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.718ns (31.794%)  route 1.540ns (68.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.688    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X5Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.299     0.715 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.692     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X6Y125         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.570     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y125         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.560     9.109    
                         clock uncertainty           -0.074     9.035    
    SLICE_X6Y125         FDPE (Recov_fdpe_C_PRE)     -0.361     8.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  7.268    

Slack (MET) :             7.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.718ns (31.794%)  route 1.540ns (68.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.688    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X5Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.299     0.715 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.692     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X6Y125         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.570     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y125         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.560     9.109    
                         clock uncertainty           -0.074     9.035    
    SLICE_X6Y125         FDPE (Recov_fdpe_C_PRE)     -0.361     8.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  7.268    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.518ns (23.282%)  route 1.707ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.707     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y121         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.575     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y121         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.560     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.518ns (23.282%)  route 1.707ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.707     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y121         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.575     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y121         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.560     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.518ns (23.282%)  route 1.707ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.707     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y121         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.575     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y121         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.560     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.518ns (23.264%)  route 1.709ns (76.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.709     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X3Y120         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X3Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X3Y120         FDCE (Recov_fdce_C_CLR)     -0.405     8.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.518ns (23.264%)  route 1.709ns (76.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.709     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X3Y120         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X3Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X3Y120         FDCE (Recov_fdce_C_CLR)     -0.405     8.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                  7.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.645%)  route 0.116ns (41.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.164    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.116    -0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X1Y120         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.860    -0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X1Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y120         FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.691%)  route 0.180ns (52.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.164    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.180    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X0Y120         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.860    -0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X0Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X0Y120         FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDPE (Prop_fdpe_C_Q)         0.148    -0.451 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.178    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y112        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y112        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.172%)  route 0.260ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X9Y115         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.260    -0.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X12Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.835    -0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X12Y113        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.172%)  route 0.260ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X9Y115         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.260    -0.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X12Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.835    -0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X12Y113        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.104%)  route 0.192ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.584    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDPE (Prop_fdpe_C_Q)         0.164    -0.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.192    -0.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X7Y123         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.852    -0.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.254    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X7Y123         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.104%)  route 0.192ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.584    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDPE (Prop_fdpe_C_Q)         0.164    -0.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.192    -0.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X7Y123         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.852    -0.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.254    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X7Y123         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.633%)  route 0.240ns (59.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDPE (Prop_fdpe_C_Q)         0.164    -0.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.240    -0.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X10Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.633%)  route 0.240ns (59.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDPE (Prop_fdpe_C_Q)         0.164    -0.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.240    -0.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X10Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.633%)  route 0.240ns (59.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDPE (Prop_fdpe_C_Q)         0.164    -0.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.240    -0.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X10Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.365    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.773ns (32.340%)  route 1.617ns (67.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X12Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y111        LUT2 (Prop_lut2_I1_O)        0.295     0.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.764     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X12Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.502     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.578     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X12Y115        FDPE (Recov_fdpe_C_PRE)     -0.361     8.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.773ns (32.340%)  route 1.617ns (67.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X12Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y111        LUT2 (Prop_lut2_I1_O)        0.295     0.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.764     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X12Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.502     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.578     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X12Y115        FDPE (Recov_fdpe_C_PRE)     -0.361     8.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.773ns (32.340%)  route 1.617ns (67.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X12Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y111        LUT2 (Prop_lut2_I1_O)        0.295     0.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.764     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X12Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.502     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.578     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X12Y115        FDPE (Recov_fdpe_C_PRE)     -0.361     8.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.718ns (31.794%)  route 1.540ns (68.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.688    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X5Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.299     0.715 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.692     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X6Y125         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.570     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y125         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.560     9.109    
                         clock uncertainty           -0.074     9.035    
    SLICE_X6Y125         FDPE (Recov_fdpe_C_PRE)     -0.361     8.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  7.268    

Slack (MET) :             7.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.718ns (31.794%)  route 1.540ns (68.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.688    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X5Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.299     0.715 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.692     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X6Y125         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.570     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y125         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.560     9.109    
                         clock uncertainty           -0.074     9.035    
    SLICE_X6Y125         FDPE (Recov_fdpe_C_PRE)     -0.361     8.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  7.268    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.518ns (23.282%)  route 1.707ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.707     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y121         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.575     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y121         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.560     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.518ns (23.282%)  route 1.707ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.707     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y121         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.575     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y121         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.560     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.518ns (23.282%)  route 1.707ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.707     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y121         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.575     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y121         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.560     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.518ns (23.264%)  route 1.709ns (76.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.709     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X3Y120         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X3Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X3Y120         FDCE (Recov_fdce_C_CLR)     -0.405     8.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.518ns (23.264%)  route 1.709ns (76.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.709     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X3Y120         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X3Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X3Y120         FDCE (Recov_fdce_C_CLR)     -0.405     8.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          8.638    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                  7.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.645%)  route 0.116ns (41.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.164    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.116    -0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X1Y120         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.860    -0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X1Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X1Y120         FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.691%)  route 0.180ns (52.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.164    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.180    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X0Y120         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.860    -0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X0Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X0Y120         FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDPE (Prop_fdpe_C_Q)         0.148    -0.451 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.178    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y112        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X12Y112        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.172%)  route 0.260ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X9Y115         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.260    -0.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X12Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.835    -0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X12Y113        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.172%)  route 0.260ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X9Y115         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.260    -0.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X12Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.835    -0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X12Y113        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.104%)  route 0.192ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.584    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDPE (Prop_fdpe_C_Q)         0.164    -0.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.192    -0.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X7Y123         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.852    -0.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.254    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X7Y123         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.104%)  route 0.192ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.584    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDPE (Prop_fdpe_C_Q)         0.164    -0.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.192    -0.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X7Y123         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.852    -0.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.254    -0.566    
                         clock uncertainty            0.074    -0.492    
    SLICE_X7Y123         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.633%)  route 0.240ns (59.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDPE (Prop_fdpe_C_Q)         0.164    -0.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.240    -0.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X10Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.633%)  route 0.240ns (59.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDPE (Prop_fdpe_C_Q)         0.164    -0.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.240    -0.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X10Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.633%)  route 0.240ns (59.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDPE (Prop_fdpe_C_Q)         0.164    -0.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.240    -0.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X10Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.365    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.773ns (32.340%)  route 1.617ns (67.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X12Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y111        LUT2 (Prop_lut2_I1_O)        0.295     0.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.764     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X12Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.502     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.578     9.059    
                         clock uncertainty           -0.073     8.986    
    SLICE_X12Y115        FDPE (Recov_fdpe_C_PRE)     -0.361     8.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.625    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  7.148    

Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.773ns (32.340%)  route 1.617ns (67.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X12Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y111        LUT2 (Prop_lut2_I1_O)        0.295     0.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.764     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X12Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.502     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.578     9.059    
                         clock uncertainty           -0.073     8.986    
    SLICE_X12Y115        FDPE (Recov_fdpe_C_PRE)     -0.361     8.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.625    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  7.148    

Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.773ns (32.340%)  route 1.617ns (67.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.627    -0.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X12Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.478    -0.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X12Y111        LUT2 (Prop_lut2_I1_O)        0.295     0.713 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.764     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X12Y115        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.502     8.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.578     9.059    
                         clock uncertainty           -0.073     8.986    
    SLICE_X12Y115        FDPE (Recov_fdpe_C_PRE)     -0.361     8.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.625    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                  7.148    

Slack (MET) :             7.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.718ns (31.794%)  route 1.540ns (68.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.688    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X5Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.299     0.715 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.692     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X6Y125         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.570     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y125         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.560     9.109    
                         clock uncertainty           -0.073     9.036    
    SLICE_X6Y125         FDPE (Recov_fdpe_C_PRE)     -0.361     8.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  7.269    

Slack (MET) :             7.269ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.718ns (31.794%)  route 1.540ns (68.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.688    -0.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X5Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.299     0.715 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.692     1.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X6Y125         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.570     8.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y125         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.560     9.109    
                         clock uncertainty           -0.073     9.036    
    SLICE_X6Y125         FDPE (Recov_fdpe_C_PRE)     -0.361     8.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  7.269    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.518ns (23.282%)  route 1.707ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.707     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y121         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.575     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y121         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.560     9.114    
                         clock uncertainty           -0.073     9.041    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405     8.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.518ns (23.282%)  route 1.707ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.707     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y121         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.575     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y121         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.560     9.114    
                         clock uncertainty           -0.073     9.041    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405     8.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.518ns (23.282%)  route 1.707ns (76.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 8.554 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.707     1.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y121         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.575     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y121         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.560     9.114    
                         clock uncertainty           -0.073     9.041    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405     8.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.518ns (23.264%)  route 1.709ns (76.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.709     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X3Y120         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X3Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.073     9.044    
    SLICE_X3Y120         FDCE (Recov_fdce_C_CLR)     -0.405     8.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.518ns (23.264%)  route 1.709ns (76.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 8.557 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.622    -0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X8Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518    -0.400 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.709     1.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X3Y120         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       1.578     8.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X3Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.560     9.117    
                         clock uncertainty           -0.073     9.044    
    SLICE_X3Y120         FDCE (Recov_fdce_C_CLR)     -0.405     8.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                  7.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.645%)  route 0.116ns (41.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.164    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.116    -0.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X1Y120         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.860    -0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X1Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.252    -0.561    
    SLICE_X1Y120         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.691%)  route 0.180ns (52.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.589    -0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X2Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDCE (Prop_fdce_C_Q)         0.164    -0.411 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.180    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X0Y120         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.860    -0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X0Y120         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.252    -0.561    
    SLICE_X0Y120         FDCE (Remov_fdce_C_CLR)     -0.092    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y113        FDPE (Prop_fdpe_C_Q)         0.148    -0.451 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.178    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y112        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.836    -0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.254    -0.583    
    SLICE_X12Y112        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.172%)  route 0.260ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X9Y115         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.260    -0.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X12Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.835    -0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.275    -0.563    
    SLICE_X12Y113        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.172%)  route 0.260ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X9Y115         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.260    -0.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X12Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.835    -0.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.275    -0.563    
    SLICE_X12Y113        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.104%)  route 0.192ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.584    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDPE (Prop_fdpe_C_Q)         0.164    -0.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.192    -0.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X7Y123         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.852    -0.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.254    -0.566    
    SLICE_X7Y123         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.104%)  route 0.192ns (53.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.584    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDPE (Prop_fdpe_C_Q)         0.164    -0.416 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.192    -0.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X7Y123         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.852    -0.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X7Y123         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.254    -0.566    
    SLICE_X7Y123         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.633%)  route 0.240ns (59.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDPE (Prop_fdpe_C_Q)         0.164    -0.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.240    -0.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X10Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.633%)  route 0.240ns (59.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDPE (Prop_fdpe_C_Q)         0.164    -0.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.240    -0.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X10Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.633%)  route 0.240ns (59.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.565    -0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X12Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDPE (Prop_fdpe_C_Q)         0.164    -0.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.240    -0.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X10Y118        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=19751, routed)       0.831    -0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X10Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X10Y118        FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.439    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.232ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 0.842ns (15.897%)  route 4.454ns (84.103%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.267 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.702     6.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X14Y112        LUT4 (Prop_lut4_I0_O)        0.299     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.946     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.507    36.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.359    36.626    
                         clock uncertainty           -0.035    36.591    
    SLICE_X9Y112         FDCE (Recov_fdce_C_CLR)     -0.405    36.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.186    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 27.232    

Slack (MET) :             27.232ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 0.842ns (15.897%)  route 4.454ns (84.103%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.267 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.702     6.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X14Y112        LUT4 (Prop_lut4_I0_O)        0.299     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.946     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.507    36.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.359    36.626    
                         clock uncertainty           -0.035    36.591    
    SLICE_X9Y112         FDCE (Recov_fdce_C_CLR)     -0.405    36.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.186    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 27.232    

Slack (MET) :             27.232ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 0.842ns (15.897%)  route 4.454ns (84.103%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.267 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.702     6.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X14Y112        LUT4 (Prop_lut4_I0_O)        0.299     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.946     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.507    36.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.359    36.626    
                         clock uncertainty           -0.035    36.591    
    SLICE_X9Y112         FDCE (Recov_fdce_C_CLR)     -0.405    36.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.186    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 27.232    

Slack (MET) :             27.232ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 0.842ns (15.897%)  route 4.454ns (84.103%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.267 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.702     6.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X14Y112        LUT4 (Prop_lut4_I0_O)        0.299     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.946     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.507    36.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.359    36.626    
                         clock uncertainty           -0.035    36.591    
    SLICE_X9Y112         FDCE (Recov_fdce_C_CLR)     -0.405    36.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.186    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 27.232    

Slack (MET) :             27.232ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 0.842ns (15.897%)  route 4.454ns (84.103%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.267 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.702     6.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X14Y112        LUT4 (Prop_lut4_I0_O)        0.299     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.946     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.507    36.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.359    36.626    
                         clock uncertainty           -0.035    36.591    
    SLICE_X9Y112         FDCE (Recov_fdce_C_CLR)     -0.405    36.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.186    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 27.232    

Slack (MET) :             27.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 0.842ns (15.897%)  route 4.454ns (84.103%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.267 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.702     6.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X14Y112        LUT4 (Prop_lut4_I0_O)        0.299     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.946     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.507    36.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.359    36.626    
                         clock uncertainty           -0.035    36.591    
    SLICE_X8Y112         FDCE (Recov_fdce_C_CLR)     -0.319    36.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.272    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 27.318    

Slack (MET) :             27.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 0.842ns (15.897%)  route 4.454ns (84.103%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.267 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.702     6.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X14Y112        LUT4 (Prop_lut4_I0_O)        0.299     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.946     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.507    36.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.359    36.626    
                         clock uncertainty           -0.035    36.591    
    SLICE_X8Y112         FDCE (Recov_fdce_C_CLR)     -0.319    36.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.272    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 27.318    

Slack (MET) :             27.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 0.842ns (15.897%)  route 4.454ns (84.103%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.267 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.702     6.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X14Y112        LUT4 (Prop_lut4_I0_O)        0.299     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.946     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.507    36.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.359    36.626    
                         clock uncertainty           -0.035    36.591    
    SLICE_X8Y112         FDCE (Recov_fdce_C_CLR)     -0.319    36.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.272    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 27.318    

Slack (MET) :             27.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 0.842ns (15.897%)  route 4.454ns (84.103%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 36.267 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.702     6.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X14Y112        LUT4 (Prop_lut4_I0_O)        0.299     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.946     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y112         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.507    36.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y112         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.359    36.626    
                         clock uncertainty           -0.035    36.591    
    SLICE_X8Y112         FDCE (Recov_fdce_C_CLR)     -0.319    36.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.272    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 27.318    

Slack (MET) :             27.531ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 0.842ns (16.845%)  route 4.157ns (83.155%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 36.268 - 33.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.945     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.616     3.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.419     4.076 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          2.702     6.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X14Y112        LUT4 (Prop_lut4_I0_O)        0.299     7.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.806     7.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X13Y111        LUT1 (Prop_lut1_I0_O)        0.124     8.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.649     8.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y111         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.669    34.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.508    36.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y111         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.359    36.627    
                         clock uncertainty           -0.035    36.592    
    SLICE_X9Y111         FDCE (Recov_fdce_C_CLR)     -0.405    36.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.187    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                 27.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDPE (Prop_fdpe_C_Q)         0.141     1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X12Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.379     1.373    
    SLICE_X12Y120        FDCE (Remov_fdce_C_CLR)     -0.067     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDPE (Prop_fdpe_C_Q)         0.141     1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X12Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X12Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.379     1.373    
    SLICE_X12Y120        FDCE (Remov_fdce_C_CLR)     -0.067     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.284%)  route 0.129ns (47.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDPE (Prop_fdpe_C_Q)         0.141     1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X12Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X12Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.379     1.373    
    SLICE_X12Y120        FDCE (Remov_fdce_C_CLR)     -0.067     1.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.747%)  route 0.154ns (52.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X9Y121         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.141     1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.154     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y122         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y122         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.379     1.371    
    SLICE_X8Y122         FDPE (Remov_fdpe_C_PRE)     -0.071     1.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.747%)  route 0.154ns (52.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X9Y121         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.141     1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.154     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y122         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X8Y122         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.379     1.371    
    SLICE_X8Y122         FDPE (Remov_fdpe_C_PRE)     -0.071     1.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDPE (Prop_fdpe_C_Q)         0.128     1.487 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X15Y121        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.379     1.372    
    SLICE_X15Y121        FDPE (Remov_fdpe_C_PRE)     -0.149     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.756%)  route 0.189ns (57.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDPE (Prop_fdpe_C_Q)         0.141     1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.189     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X13Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.379     1.374    
    SLICE_X13Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.756%)  route 0.189ns (57.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDPE (Prop_fdpe_C_Q)         0.141     1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.189     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X13Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.379     1.374    
    SLICE_X13Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.756%)  route 0.189ns (57.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDPE (Prop_fdpe_C_Q)         0.141     1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.189     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X13Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.379     1.374    
    SLICE_X13Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.756%)  route 0.189ns (57.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.771     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y121        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDPE (Prop_fdpe_C_Q)         0.141     1.499 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.189     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X13Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.892     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.379     1.374    
    SLICE_X13Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.406    





