
*** Running vivado
    with args -log dist_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dist_mem_gen_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dist_mem_gen_0.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 273.910 ; gain = 56.953
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 378.605 ; gain = 86.031
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [d:/pipeline_1/pipeline_1.srcs/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (4#1) [d:/pipeline_1/pipeline_1.srcs/sources_1/ip/dist_mem_gen_0/synth/dist_mem_gen_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:02:01 ; elapsed = 00:02:15 . Memory (MB): peak = 1541.172 ; gain = 1248.598
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:01 ; elapsed = 00:02:25 . Memory (MB): peak = 1541.172 ; gain = 1248.598
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 1541.172 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:21 ; elapsed = 00:03:16 . Memory (MB): peak = 1541.172 ; gain = 1248.598
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:21 ; elapsed = 00:03:16 . Memory (MB): peak = 1541.172 ; gain = 1248.598
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:03:16 . Memory (MB): peak = 1541.172 ; gain = 1248.598
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:21 ; elapsed = 00:03:18 . Memory (MB): peak = 1541.172 ; gain = 1248.598
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:03:28 . Memory (MB): peak = 1541.172 ; gain = 1248.598
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|Module Name | RTL Object                                                | Inference      | Size (Depth x Width) | Primitives         | 
+------------+-----------------------------------------------------------+----------------+----------------------+--------------------+
|U0          | synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg | User Attribute | 4 K x 32             | RAM128X1D x 1024   | 
+------------+-----------------------------------------------------------+----------------+----------------------+--------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:36 ; elapsed = 00:03:41 . Memory (MB): peak = 1541.172 ; gain = 1248.598
Finished Timing Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:03:42 . Memory (MB): peak = 1541.172 ; gain = 1248.598
Finished Technology Mapping : Time (s): cpu = 00:02:37 ; elapsed = 00:03:43 . Memory (MB): peak = 1541.172 ; gain = 1248.598
Finished IO Insertion : Time (s): cpu = 00:02:38 ; elapsed = 00:03:44 . Memory (MB): peak = 1541.172 ; gain = 1248.598
Finished Renaming Generated Instances : Time (s): cpu = 00:02:38 ; elapsed = 00:03:45 . Memory (MB): peak = 1541.172 ; gain = 1248.598
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:38 ; elapsed = 00:03:45 . Memory (MB): peak = 1541.172 ; gain = 1248.598
Finished Renaming Generated Ports : Time (s): cpu = 00:02:38 ; elapsed = 00:03:45 . Memory (MB): peak = 1541.172 ; gain = 1248.598
Finished Handling Custom Attributes : Time (s): cpu = 00:02:38 ; elapsed = 00:03:45 . Memory (MB): peak = 1541.172 ; gain = 1248.598
Finished Renaming Generated Nets : Time (s): cpu = 00:02:38 ; elapsed = 00:03:45 . Memory (MB): peak = 1541.172 ; gain = 1248.598

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |LUT6      |   608|
|2     |MUXF7     |   256|
|3     |RAM128X1D |  1024|
|4     |FDRE      |    64|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:38 ; elapsed = 00:03:45 . Memory (MB): peak = 1541.172 ; gain = 1248.598
synth_design: Time (s): cpu = 00:02:43 ; elapsed = 00:04:10 . Memory (MB): peak = 1541.172 ; gain = 1248.598
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1541.172 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1541.172 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1541.172 ; gain = 0.000
