

================================================================
== Vitis HLS Report for 'Self_attention_1_Loop_l_inp_split_proc1028'
================================================================
* Date:           Wed Sep 13 07:02:10 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.820 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770|  2.564 us|  2.564 us|  770|  770|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_inp_split  |      768|      768|         2|          1|          1|   768|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       40|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      153|    -|
|Register             |        -|     -|      145|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      145|      193|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_18_fu_194_p2                    |         +|   0|  0|  17|          10|           1|
    |ap_condition_261                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln262_fu_188_p2              |      icmp|   0|  0|  11|          10|          10|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op55_write_state2    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  40|          26|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_17    |   9|          2|   10|         20|
    |attn_inp_0_blk_n         |   9|          2|    1|          2|
    |attn_inp_10_blk_n        |   9|          2|    1|          2|
    |attn_inp_11_blk_n        |   9|          2|    1|          2|
    |attn_inp_1_blk_n         |   9|          2|    1|          2|
    |attn_inp_2_blk_n         |   9|          2|    1|          2|
    |attn_inp_3_blk_n         |   9|          2|    1|          2|
    |attn_inp_4_blk_n         |   9|          2|    1|          2|
    |attn_inp_5_blk_n         |   9|          2|    1|          2|
    |attn_inp_6_blk_n         |   9|          2|    1|          2|
    |attn_inp_7_blk_n         |   9|          2|    1|          2|
    |attn_inp_8_blk_n         |   9|          2|    1|          2|
    |attn_inp_9_blk_n         |   9|          2|    1|          2|
    |j_fu_86                  |   9|          2|   10|         20|
    |outp_q_blk_n             |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 153|         34|   35|         70|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |j_fu_86                  |   10|   0|   10|          0|
    |outp_q_read_reg_229      |  128|   0|  128|          0|
    |trunc_ln_reg_225         |    4|   0|    4|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  145|   0|  145|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  Self_attention.1_Loop_l_inp_split_proc1028|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  Self_attention.1_Loop_l_inp_split_proc1028|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  Self_attention.1_Loop_l_inp_split_proc1028|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  Self_attention.1_Loop_l_inp_split_proc1028|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  Self_attention.1_Loop_l_inp_split_proc1028|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  Self_attention.1_Loop_l_inp_split_proc1028|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  Self_attention.1_Loop_l_inp_split_proc1028|  return value|
|outp_q_dout                 |   in|  128|     ap_fifo|                                      outp_q|       pointer|
|outp_q_num_data_valid       |   in|    3|     ap_fifo|                                      outp_q|       pointer|
|outp_q_fifo_cap             |   in|    3|     ap_fifo|                                      outp_q|       pointer|
|outp_q_empty_n              |   in|    1|     ap_fifo|                                      outp_q|       pointer|
|outp_q_read                 |  out|    1|     ap_fifo|                                      outp_q|       pointer|
|attn_inp_10_din             |  out|  128|     ap_fifo|                                 attn_inp_10|       pointer|
|attn_inp_10_num_data_valid  |   in|    3|     ap_fifo|                                 attn_inp_10|       pointer|
|attn_inp_10_fifo_cap        |   in|    3|     ap_fifo|                                 attn_inp_10|       pointer|
|attn_inp_10_full_n          |   in|    1|     ap_fifo|                                 attn_inp_10|       pointer|
|attn_inp_10_write           |  out|    1|     ap_fifo|                                 attn_inp_10|       pointer|
|attn_inp_9_din              |  out|  128|     ap_fifo|                                  attn_inp_9|       pointer|
|attn_inp_9_num_data_valid   |   in|    3|     ap_fifo|                                  attn_inp_9|       pointer|
|attn_inp_9_fifo_cap         |   in|    3|     ap_fifo|                                  attn_inp_9|       pointer|
|attn_inp_9_full_n           |   in|    1|     ap_fifo|                                  attn_inp_9|       pointer|
|attn_inp_9_write            |  out|    1|     ap_fifo|                                  attn_inp_9|       pointer|
|attn_inp_8_din              |  out|  128|     ap_fifo|                                  attn_inp_8|       pointer|
|attn_inp_8_num_data_valid   |   in|    3|     ap_fifo|                                  attn_inp_8|       pointer|
|attn_inp_8_fifo_cap         |   in|    3|     ap_fifo|                                  attn_inp_8|       pointer|
|attn_inp_8_full_n           |   in|    1|     ap_fifo|                                  attn_inp_8|       pointer|
|attn_inp_8_write            |  out|    1|     ap_fifo|                                  attn_inp_8|       pointer|
|attn_inp_7_din              |  out|  128|     ap_fifo|                                  attn_inp_7|       pointer|
|attn_inp_7_num_data_valid   |   in|    3|     ap_fifo|                                  attn_inp_7|       pointer|
|attn_inp_7_fifo_cap         |   in|    3|     ap_fifo|                                  attn_inp_7|       pointer|
|attn_inp_7_full_n           |   in|    1|     ap_fifo|                                  attn_inp_7|       pointer|
|attn_inp_7_write            |  out|    1|     ap_fifo|                                  attn_inp_7|       pointer|
|attn_inp_6_din              |  out|  128|     ap_fifo|                                  attn_inp_6|       pointer|
|attn_inp_6_num_data_valid   |   in|    3|     ap_fifo|                                  attn_inp_6|       pointer|
|attn_inp_6_fifo_cap         |   in|    3|     ap_fifo|                                  attn_inp_6|       pointer|
|attn_inp_6_full_n           |   in|    1|     ap_fifo|                                  attn_inp_6|       pointer|
|attn_inp_6_write            |  out|    1|     ap_fifo|                                  attn_inp_6|       pointer|
|attn_inp_5_din              |  out|  128|     ap_fifo|                                  attn_inp_5|       pointer|
|attn_inp_5_num_data_valid   |   in|    3|     ap_fifo|                                  attn_inp_5|       pointer|
|attn_inp_5_fifo_cap         |   in|    3|     ap_fifo|                                  attn_inp_5|       pointer|
|attn_inp_5_full_n           |   in|    1|     ap_fifo|                                  attn_inp_5|       pointer|
|attn_inp_5_write            |  out|    1|     ap_fifo|                                  attn_inp_5|       pointer|
|attn_inp_4_din              |  out|  128|     ap_fifo|                                  attn_inp_4|       pointer|
|attn_inp_4_num_data_valid   |   in|    3|     ap_fifo|                                  attn_inp_4|       pointer|
|attn_inp_4_fifo_cap         |   in|    3|     ap_fifo|                                  attn_inp_4|       pointer|
|attn_inp_4_full_n           |   in|    1|     ap_fifo|                                  attn_inp_4|       pointer|
|attn_inp_4_write            |  out|    1|     ap_fifo|                                  attn_inp_4|       pointer|
|attn_inp_3_din              |  out|  128|     ap_fifo|                                  attn_inp_3|       pointer|
|attn_inp_3_num_data_valid   |   in|    3|     ap_fifo|                                  attn_inp_3|       pointer|
|attn_inp_3_fifo_cap         |   in|    3|     ap_fifo|                                  attn_inp_3|       pointer|
|attn_inp_3_full_n           |   in|    1|     ap_fifo|                                  attn_inp_3|       pointer|
|attn_inp_3_write            |  out|    1|     ap_fifo|                                  attn_inp_3|       pointer|
|attn_inp_2_din              |  out|  128|     ap_fifo|                                  attn_inp_2|       pointer|
|attn_inp_2_num_data_valid   |   in|    3|     ap_fifo|                                  attn_inp_2|       pointer|
|attn_inp_2_fifo_cap         |   in|    3|     ap_fifo|                                  attn_inp_2|       pointer|
|attn_inp_2_full_n           |   in|    1|     ap_fifo|                                  attn_inp_2|       pointer|
|attn_inp_2_write            |  out|    1|     ap_fifo|                                  attn_inp_2|       pointer|
|attn_inp_1_din              |  out|  128|     ap_fifo|                                  attn_inp_1|       pointer|
|attn_inp_1_num_data_valid   |   in|    3|     ap_fifo|                                  attn_inp_1|       pointer|
|attn_inp_1_fifo_cap         |   in|    3|     ap_fifo|                                  attn_inp_1|       pointer|
|attn_inp_1_full_n           |   in|    1|     ap_fifo|                                  attn_inp_1|       pointer|
|attn_inp_1_write            |  out|    1|     ap_fifo|                                  attn_inp_1|       pointer|
|attn_inp_0_din              |  out|  128|     ap_fifo|                                  attn_inp_0|       pointer|
|attn_inp_0_num_data_valid   |   in|    3|     ap_fifo|                                  attn_inp_0|       pointer|
|attn_inp_0_fifo_cap         |   in|    3|     ap_fifo|                                  attn_inp_0|       pointer|
|attn_inp_0_full_n           |   in|    1|     ap_fifo|                                  attn_inp_0|       pointer|
|attn_inp_0_write            |  out|    1|     ap_fifo|                                  attn_inp_0|       pointer|
|attn_inp_11_din             |  out|  128|     ap_fifo|                                 attn_inp_11|       pointer|
|attn_inp_11_num_data_valid  |   in|    3|     ap_fifo|                                 attn_inp_11|       pointer|
|attn_inp_11_fifo_cap        |   in|    3|     ap_fifo|                                 attn_inp_11|       pointer|
|attn_inp_11_full_n          |   in|    1|     ap_fifo|                                 attn_inp_11|       pointer|
|attn_inp_11_write           |  out|    1|     ap_fifo|                                 attn_inp_11|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------+--------------+

