{"auto_keywords": [{"score": 0.029420333683948783, "phrase": "fpga"}, {"score": 0.00481495049065317, "phrase": "efficient_cache-level_checkpointing"}, {"score": 0.004556901872357751, "phrase": "existing_cache-level_checkpointing_schemes"}, {"score": 0.004195418010131832, "phrase": "large_rollback_window"}, {"score": 0.0025537472239953807, "phrase": "new_cache-level_scheme"}, {"score": 0.002224510044064184, "phrase": "sliding_rollback_window"}, {"score": 0.0021049977753042253, "phrase": "large_minimum_and_average_length"}], "paper_keywords": [""], "paper_abstract": "Existing cache-level checkpointing schemes do not continuously support a large rollback window. immediately after a checkpoint, the number of instructions that the processor can undo falls to zero. To address this problem, we introduce swich, an FPGA-based prototype of a new cache-level scheme that keeps two live checkpoints at all times, forming a sliding rollback window that maintains a large minimum and average length.", "paper_title": "Swich: A prototype for efficient cache-level checkpointing and rollback", "paper_id": "WOS:000241350000006"}