-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
-- Date        : Thu Sep 15 09:53:21 2016
-- Host        : WK86 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim -rename_top _xilinx_top_ -prefix _xilinx_top__
--               design_1_d_axi_i2s_audio_0_0_sim_netlist.vhdl
-- Design      : design_1_d_axi_i2s_audio_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__Sync_ff\ is
  port (
    OE_L_int_reg : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \LRCLK_int__0\ : out STD_LOGIC;
    CLK_12_288 : in STD_LOGIC;
    LRCLK_I : in STD_LOGIC;
    Q_O_reg_0 : in STD_LOGIC;
    Q_O_reg_1 : in STD_LOGIC;
    LRCLK : in STD_LOGIC;
    \I2S_CLOCK_CONTROL_REG_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end \_xilinx_top__Sync_ff\;

architecture STRUCTURE of \_xilinx_top__Sync_ff\ is
  signal \^oe_l_int_reg\ : STD_LOGIC;
  signal sreg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sreg : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Inst_I2sRxFifo_i_28 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of WE_L_int_i_2 : label is "soft_lutpair39";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sreg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sreg_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sreg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sreg_reg[1]\ : label is "yes";
begin
  OE_L_int_reg <= \^oe_l_int_reg\;
Inst_I2sRxFifo_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44477777"
    )
        port map (
      I0 => LRCLK_I,
      I1 => \^oe_l_int_reg\,
      I2 => Q_O_reg_0,
      I3 => Q_O_reg_1,
      I4 => LRCLK,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\
    );
Q_O_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => sreg(1),
      Q => \^oe_l_int_reg\,
      R => '0'
    );
WE_L_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LRCLK_I,
      I1 => \^oe_l_int_reg\,
      I2 => LRCLK,
      O => \LRCLK_int__0\
    );
\sreg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => \I2S_CLOCK_CONTROL_REG_reg[16]\(0),
      Q => sreg(0),
      R => '0'
    );
\sreg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => sreg(0),
      Q => sreg(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__Sync_ff_0\ is
  port (
    \Data_In_int_reg[8]\ : out STD_LOGIC;
    \BCLK_Fall1__0\ : out STD_LOGIC;
    CLK_12_288 : in STD_LOGIC;
    Q_O_reg_0 : in STD_LOGIC;
    \I2S_TRANSFER_CONTROL_REG_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__Sync_ff_0\ : entity is "Sync_ff";
end \_xilinx_top__Sync_ff_0\;

architecture STRUCTURE of \_xilinx_top__Sync_ff_0\ is
  signal \^data_in_int_reg[8]\ : STD_LOGIC;
  signal sreg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sreg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sreg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sreg_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sreg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sreg_reg[1]\ : label is "yes";
begin
  \Data_In_int_reg[8]\ <= \^data_in_int_reg[8]\;
\Cnt_Lrclk[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^data_in_int_reg[8]\,
      I1 => Q_O_reg_0,
      O => \BCLK_Fall1__0\
    );
Q_O_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => sreg(1),
      Q => \^data_in_int_reg[8]\,
      R => '0'
    );
\sreg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => \I2S_TRANSFER_CONTROL_REG_reg[1]\(0),
      Q => sreg(0),
      R => '0'
    );
\sreg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => sreg(0),
      Q => sreg(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__Sync_ff_1\ is
  port (
    \I2S_STATUS_REG_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_L_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__Sync_ff_1\ : entity is "Sync_ff";
end \_xilinx_top__Sync_ff_1\;

architecture STRUCTURE of \_xilinx_top__Sync_ff_1\ is
  signal sreg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sreg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sreg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sreg_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sreg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sreg_reg[1]\ : label is "yes";
begin
Q_O_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => sreg(1),
      Q => \I2S_STATUS_REG_reg[17]\(0),
      R => '0'
    );
\sreg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => D(0),
      Q => sreg(0),
      R => '0'
    );
\sreg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => sreg(0),
      Q => sreg(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__Sync_ff_2\ is
  port (
    \Data_In_int_reg[8]\ : out STD_LOGIC;
    CLK_12_288 : in STD_LOGIC;
    \I2S_TRANSFER_CONTROL_REG_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__Sync_ff_2\ : entity is "Sync_ff";
end \_xilinx_top__Sync_ff_2\;

architecture STRUCTURE of \_xilinx_top__Sync_ff_2\ is
  signal sreg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sreg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sreg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sreg_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sreg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sreg_reg[1]\ : label is "yes";
begin
Q_O_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => sreg(1),
      Q => \Data_In_int_reg[8]\,
      R => '0'
    );
\sreg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => \I2S_TRANSFER_CONTROL_REG_reg[0]\(0),
      Q => sreg(0),
      R => '0'
    );
\sreg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => sreg(0),
      Q => sreg(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__Sync_ff_3\ is
  port (
    \I2S_STATUS_REG_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_L_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__Sync_ff_3\ : entity is "Sync_ff";
end \_xilinx_top__Sync_ff_3\;

architecture STRUCTURE of \_xilinx_top__Sync_ff_3\ is
  signal sreg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sreg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sreg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sreg_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sreg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sreg_reg[1]\ : label is "yes";
begin
Q_O_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => sreg(1),
      Q => \I2S_STATUS_REG_reg[0]\(0),
      R => '0'
    );
\sreg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => D(0),
      Q => sreg(0),
      R => '0'
    );
\sreg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => sreg(0),
      Q => sreg(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__i2s_ctl\ is
  port (
    LRCLK : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    BCLK_O : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    LRCLK_O : out STD_LOGIC;
    SDATA_O : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    \gic0.gc0.count_reg[11]\ : out STD_LOGIC;
    CLK_12_288 : in STD_LOGIC;
    BCLK_I : in STD_LOGIC;
    SDATA_I : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    Q_O : in STD_LOGIC;
    LRCLK_I : in STD_LOGIC;
    Q_O_reg : in STD_LOGIC;
    \LRCLK_int__0\ : in STD_LOGIC;
    Q_O_reg_0 : in STD_LOGIC;
    Q_O_reg_1 : in STD_LOGIC;
    Q_O_reg_2 : in STD_LOGIC;
    \BCLK_Fall1__0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end \_xilinx_top__i2s_ctl\;

architecture STRUCTURE of \_xilinx_top__i2s_ctl\ is
  signal BCLK_Fall : STD_LOGIC;
  signal BCLK_Rise : STD_LOGIC;
  signal BCLK_int : STD_LOGIC;
  signal BCLK_int_i_1_n_0 : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Cnt_Bclk0_inferred__0_carry__0_n_0\ : STD_LOGIC;
  signal \Cnt_Bclk0_inferred__0_carry__0_n_1\ : STD_LOGIC;
  signal \Cnt_Bclk0_inferred__0_carry__0_n_2\ : STD_LOGIC;
  signal \Cnt_Bclk0_inferred__0_carry__0_n_3\ : STD_LOGIC;
  signal \Cnt_Bclk0_inferred__0_carry__1_n_2\ : STD_LOGIC;
  signal \Cnt_Bclk0_inferred__0_carry__1_n_3\ : STD_LOGIC;
  signal \Cnt_Bclk0_inferred__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \Cnt_Bclk0_inferred__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \Cnt_Bclk0_inferred__0_carry_n_0\ : STD_LOGIC;
  signal \Cnt_Bclk0_inferred__0_carry_n_1\ : STD_LOGIC;
  signal \Cnt_Bclk0_inferred__0_carry_n_2\ : STD_LOGIC;
  signal \Cnt_Bclk0_inferred__0_carry_n_3\ : STD_LOGIC;
  signal Cnt_Bclk1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal Cnt_Bclk1_carry_i_1_n_0 : STD_LOGIC;
  signal Cnt_Bclk1_carry_i_2_n_0 : STD_LOGIC;
  signal Cnt_Bclk1_carry_i_3_n_0 : STD_LOGIC;
  signal Cnt_Bclk1_carry_n_0 : STD_LOGIC;
  signal Cnt_Bclk1_carry_n_2 : STD_LOGIC;
  signal Cnt_Bclk1_carry_n_3 : STD_LOGIC;
  signal \Cnt_Bclk_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal Cnt_Lrclk : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \Cnt_Lrclk[0]_i_1_n_0\ : STD_LOGIC;
  signal \Cnt_Lrclk[1]_i_1_n_0\ : STD_LOGIC;
  signal \Cnt_Lrclk[2]_i_1_n_0\ : STD_LOGIC;
  signal \Cnt_Lrclk[3]_i_1_n_0\ : STD_LOGIC;
  signal \Cnt_Lrclk[4]_i_2_n_0\ : STD_LOGIC;
  signal DIV_RATE : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \DIV_RATE[1]_i_1_n_0\ : STD_LOGIC;
  signal \DIV_RATE[2]_i_1_n_0\ : STD_LOGIC;
  signal \DIV_RATE[3]_i_1_n_0\ : STD_LOGIC;
  signal \DIV_RATE[4]_i_1_n_0\ : STD_LOGIC;
  signal D_L_O_int : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal D_L_O_int_1 : STD_LOGIC;
  signal D_R_O_int : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal D_R_O_int_0 : STD_LOGIC;
  signal Data_In_int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \Data_In_int[31]_i_1_n_0\ : STD_LOGIC;
  signal \Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5_n_0\ : STD_LOGIC;
  signal \Data_In_int_reg[7]_d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_6_n_0\ : STD_LOGIC;
  signal Data_In_int_reg_gate_n_0 : STD_LOGIC;
  signal Data_In_int_reg_r_0_n_0 : STD_LOGIC;
  signal Data_In_int_reg_r_1_n_0 : STD_LOGIC;
  signal Data_In_int_reg_r_2_n_0 : STD_LOGIC;
  signal Data_In_int_reg_r_3_n_0 : STD_LOGIC;
  signal Data_In_int_reg_r_4_n_0 : STD_LOGIC;
  signal Data_In_int_reg_r_5_n_0 : STD_LOGIC;
  signal Data_In_int_reg_r_6_n_0 : STD_LOGIC;
  signal Data_In_int_reg_r_n_0 : STD_LOGIC;
  signal \Data_Out_int[10]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[11]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[12]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[13]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[14]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[15]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[16]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[17]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[18]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[19]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[20]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[21]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[22]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[23]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[24]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[25]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[26]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[27]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[28]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[29]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[30]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[31]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[31]_i_2_n_0\ : STD_LOGIC;
  signal \Data_Out_int[31]_i_3_n_0\ : STD_LOGIC;
  signal \Data_Out_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[8]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[9]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[10]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[11]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[12]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[13]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[14]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[15]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[16]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[17]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[18]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[19]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[20]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[21]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[22]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[23]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[24]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[25]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[26]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[27]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[28]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[29]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[30]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[7]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[8]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[9]\ : STD_LOGIC;
  signal \^lrclk\ : STD_LOGIC;
  signal LRCLK9_in : STD_LOGIC;
  signal LRCLK_i_1_n_0 : STD_LOGIC;
  signal OE_L_int : STD_LOGIC;
  signal OE_L_int_i_1_n_0 : STD_LOGIC;
  signal OE_R_int : STD_LOGIC;
  signal OE_R_int_i_1_n_0 : STD_LOGIC;
  signal Q1F0 : STD_LOGIC;
  signal Q2F_reg_srl2_n_0 : STD_LOGIC;
  signal Q2R_reg_srl2_n_0 : STD_LOGIC;
  signal Q3F : STD_LOGIC;
  signal Q3R : STD_LOGIC;
  signal WE_L_int : STD_LOGIC;
  signal WE_L_int_i_1_n_0 : STD_LOGIC;
  signal WE_L_int_i_3_n_0 : STD_LOGIC;
  signal WE_R_int : STD_LOGIC;
  signal WE_R_int_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in_2 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal \NLW_Cnt_Bclk0_inferred__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cnt_Bclk0_inferred__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Cnt_Bclk0_inferred__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Cnt_Bclk0_inferred__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Cnt_Bclk1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_Cnt_Bclk1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of BCLK_O_INST_0 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Cnt_Bclk[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Cnt_Bclk[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Cnt_Bclk[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Cnt_Bclk[4]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Cnt_Lrclk[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Cnt_Lrclk[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Cnt_Lrclk[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Cnt_Lrclk[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Cnt_Lrclk[4]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \DIV_RATE[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \DIV_RATE[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \DIV_RATE[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \DIV_RATE[4]_i_1\ : label is "soft_lutpair37";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5\ : label is "U0/\d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg ";
  attribute srl_name : string;
  attribute srl_name of \Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5\ : label is "U0/\d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5 ";
  attribute SOFT_HLUTNM of \Data_Out_int[31]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Data_Out_int[31]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Data_Out_int[7]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of Inst_I2sTxFifo_i_26 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of LRCLK_O_INST_0 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of LRCLK_i_2 : label is "soft_lutpair30";
  attribute srl_name of Q2F_reg_srl2 : label is "U0/\d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Q2F_reg_srl2 ";
  attribute srl_name of Q2R_reg_srl2 : label is "U0/\d_axi_i2s_audio_v2_0_AXI_L_inst/Inst_I2sCtl/Inst_I2sRxTx/Q2R_reg_srl2 ";
  attribute SOFT_HLUTNM of SDATA_O_INST_0 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of WE_L_int_i_3 : label is "soft_lutpair30";
begin
  CO(0) <= \^co\(0);
  LRCLK <= \^lrclk\;
BCLK_O_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => BCLK_int,
      I1 => Q_O_reg_0,
      I2 => Q_O_reg_1,
      O => BCLK_O
    );
BCLK_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => BCLK_int,
      I1 => \^co\(0),
      I2 => Q_O,
      O => BCLK_int_i_1_n_0
    );
BCLK_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => BCLK_int_i_1_n_0,
      Q => BCLK_int,
      R => '0'
    );
\Cnt_Bclk0_inferred__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Cnt_Bclk0_inferred__0_carry_n_0\,
      CO(2) => \Cnt_Bclk0_inferred__0_carry_n_1\,
      CO(1) => \Cnt_Bclk0_inferred__0_carry_n_2\,
      CO(0) => \Cnt_Bclk0_inferred__0_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Cnt_Bclk0_inferred__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => Cnt_Bclk1_carry_n_0,
      S(2) => Cnt_Bclk1_carry_n_0,
      S(1) => \Cnt_Bclk0_inferred__0_carry_i_3_n_0\,
      S(0) => \Cnt_Bclk0_inferred__0_carry_i_4_n_0\
    );
\Cnt_Bclk0_inferred__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cnt_Bclk0_inferred__0_carry_n_0\,
      CO(3) => \Cnt_Bclk0_inferred__0_carry__0_n_0\,
      CO(2) => \Cnt_Bclk0_inferred__0_carry__0_n_1\,
      CO(1) => \Cnt_Bclk0_inferred__0_carry__0_n_2\,
      CO(0) => \Cnt_Bclk0_inferred__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Cnt_Bclk0_inferred__0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => Cnt_Bclk1_carry_n_0,
      S(2) => Cnt_Bclk1_carry_n_0,
      S(1) => Cnt_Bclk1_carry_n_0,
      S(0) => Cnt_Bclk1_carry_n_0
    );
\Cnt_Bclk0_inferred__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Cnt_Bclk0_inferred__0_carry__0_n_0\,
      CO(3) => \NLW_Cnt_Bclk0_inferred__0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \Cnt_Bclk0_inferred__0_carry__1_n_2\,
      CO(0) => \Cnt_Bclk0_inferred__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Cnt_Bclk0_inferred__0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => Cnt_Bclk1_carry_n_0,
      S(1) => Cnt_Bclk1_carry_n_0,
      S(0) => Cnt_Bclk1_carry_n_0
    );
\Cnt_Bclk0_inferred__0_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \Cnt_Bclk_reg__0\(4),
      I1 => Cnt_Bclk1_carry_n_0,
      I2 => Cnt_Bclk1(3),
      I3 => \Cnt_Bclk_reg__0\(3),
      O => \Cnt_Bclk0_inferred__0_carry_i_3_n_0\
    );
\Cnt_Bclk0_inferred__0_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \Cnt_Bclk_reg__0\(1),
      I1 => Cnt_Bclk1(1),
      I2 => \Cnt_Bclk_reg__0\(0),
      I3 => DIV_RATE(1),
      I4 => \Cnt_Bclk_reg__0\(2),
      I5 => Cnt_Bclk1(2),
      O => \Cnt_Bclk0_inferred__0_carry_i_4_n_0\
    );
Cnt_Bclk1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Cnt_Bclk1_carry_n_0,
      CO(2) => NLW_Cnt_Bclk1_carry_CO_UNCONNECTED(2),
      CO(1) => Cnt_Bclk1_carry_n_2,
      CO(0) => Cnt_Bclk1_carry_n_3,
      CYINIT => DIV_RATE(1),
      DI(3) => '0',
      DI(2 downto 0) => DIV_RATE(4 downto 2),
      O(3) => NLW_Cnt_Bclk1_carry_O_UNCONNECTED(3),
      O(2 downto 0) => Cnt_Bclk1(3 downto 1),
      S(3) => '1',
      S(2) => Cnt_Bclk1_carry_i_1_n_0,
      S(1) => Cnt_Bclk1_carry_i_2_n_0,
      S(0) => Cnt_Bclk1_carry_i_3_n_0
    );
Cnt_Bclk1_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DIV_RATE(4),
      O => Cnt_Bclk1_carry_i_1_n_0
    );
Cnt_Bclk1_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DIV_RATE(3),
      O => Cnt_Bclk1_carry_i_2_n_0
    );
Cnt_Bclk1_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DIV_RATE(2),
      O => Cnt_Bclk1_carry_i_3_n_0
    );
\Cnt_Bclk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Cnt_Bclk_reg__0\(0),
      O => p_0_in(0)
    );
\Cnt_Bclk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Cnt_Bclk_reg__0\(0),
      I1 => \Cnt_Bclk_reg__0\(1),
      O => p_0_in(1)
    );
\Cnt_Bclk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \Cnt_Bclk_reg__0\(0),
      I1 => \Cnt_Bclk_reg__0\(1),
      I2 => \Cnt_Bclk_reg__0\(2),
      O => p_0_in(2)
    );
\Cnt_Bclk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Cnt_Bclk_reg__0\(1),
      I1 => \Cnt_Bclk_reg__0\(0),
      I2 => \Cnt_Bclk_reg__0\(2),
      I3 => \Cnt_Bclk_reg__0\(3),
      O => p_0_in(3)
    );
\Cnt_Bclk[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \Cnt_Bclk_reg__0\(2),
      I1 => \Cnt_Bclk_reg__0\(0),
      I2 => \Cnt_Bclk_reg__0\(1),
      I3 => \Cnt_Bclk_reg__0\(3),
      I4 => \Cnt_Bclk_reg__0\(4),
      O => p_0_in(4)
    );
\Cnt_Bclk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => p_0_in(0),
      Q => \Cnt_Bclk_reg__0\(0),
      R => SR(0)
    );
\Cnt_Bclk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => p_0_in(1),
      Q => \Cnt_Bclk_reg__0\(1),
      R => SR(0)
    );
\Cnt_Bclk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => p_0_in(2),
      Q => \Cnt_Bclk_reg__0\(2),
      R => SR(0)
    );
\Cnt_Bclk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => p_0_in(3),
      Q => \Cnt_Bclk_reg__0\(3),
      R => SR(0)
    );
\Cnt_Bclk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => p_0_in(4),
      Q => \Cnt_Bclk_reg__0\(4),
      R => SR(0)
    );
\Cnt_Lrclk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Cnt_Lrclk(0),
      O => \Cnt_Lrclk[0]_i_1_n_0\
    );
\Cnt_Lrclk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cnt_Lrclk(0),
      I1 => Cnt_Lrclk(1),
      O => \Cnt_Lrclk[1]_i_1_n_0\
    );
\Cnt_Lrclk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Cnt_Lrclk(0),
      I1 => Cnt_Lrclk(1),
      I2 => Cnt_Lrclk(2),
      O => \Cnt_Lrclk[2]_i_1_n_0\
    );
\Cnt_Lrclk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Cnt_Lrclk(0),
      I1 => Cnt_Lrclk(1),
      I2 => Cnt_Lrclk(2),
      I3 => Cnt_Lrclk(3),
      O => \Cnt_Lrclk[3]_i_1_n_0\
    );
\Cnt_Lrclk[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111F0000000"
    )
        port map (
      I0 => Q3F,
      I1 => BCLK_I,
      I2 => \BCLK_Fall1__0\,
      I3 => \^co\(0),
      I4 => BCLK_int,
      I5 => Q_O_reg,
      O => BCLK_Fall
    );
\Cnt_Lrclk[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => Cnt_Lrclk(3),
      I1 => Cnt_Lrclk(1),
      I2 => Cnt_Lrclk(0),
      I3 => Cnt_Lrclk(2),
      I4 => Cnt_Lrclk(4),
      O => \Cnt_Lrclk[4]_i_2_n_0\
    );
\Cnt_Lrclk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Fall,
      D => \Cnt_Lrclk[0]_i_1_n_0\,
      Q => Cnt_Lrclk(0),
      R => Q_O
    );
\Cnt_Lrclk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Fall,
      D => \Cnt_Lrclk[1]_i_1_n_0\,
      Q => Cnt_Lrclk(1),
      R => Q_O
    );
\Cnt_Lrclk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Fall,
      D => \Cnt_Lrclk[2]_i_1_n_0\,
      Q => Cnt_Lrclk(2),
      R => Q_O
    );
\Cnt_Lrclk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Fall,
      D => \Cnt_Lrclk[3]_i_1_n_0\,
      Q => Cnt_Lrclk(3),
      R => Q_O
    );
\Cnt_Lrclk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Fall,
      D => \Cnt_Lrclk[4]_i_2_n_0\,
      Q => Cnt_Lrclk(4),
      R => Q_O
    );
\DIV_RATE[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => dout(2),
      I1 => dout(3),
      I2 => dout(0),
      O => \DIV_RATE[1]_i_1_n_0\
    );
\DIV_RATE[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEBE"
    )
        port map (
      I0 => dout(3),
      I1 => dout(2),
      I2 => dout(1),
      I3 => dout(0),
      O => \DIV_RATE[2]_i_1_n_0\
    );
\DIV_RATE[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => dout(0),
      I1 => dout(1),
      I2 => dout(3),
      I3 => dout(2),
      O => \DIV_RATE[3]_i_1_n_0\
    );
\DIV_RATE[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => dout(1),
      I1 => dout(3),
      I2 => dout(2),
      O => \DIV_RATE[4]_i_1_n_0\
    );
\DIV_RATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_12_288,
      CE => '1',
      D => \DIV_RATE[1]_i_1_n_0\,
      Q => DIV_RATE(1),
      R => '0'
    );
\DIV_RATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK_12_288,
      CE => '1',
      D => \DIV_RATE[2]_i_1_n_0\,
      Q => DIV_RATE(2),
      R => '0'
    );
\DIV_RATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_12_288,
      CE => '1',
      D => \DIV_RATE[3]_i_1_n_0\,
      Q => DIV_RATE(3),
      R => '0'
    );
\DIV_RATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK_12_288,
      CE => '1',
      D => \DIV_RATE[4]_i_1_n_0\,
      Q => DIV_RATE(4),
      R => '0'
    );
\D_L_O_int[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800080"
    )
        port map (
      I0 => BCLK_Fall,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => \^lrclk\,
      I3 => Q_O_reg,
      I4 => LRCLK_I,
      O => D_L_O_int_1
    );
\D_L_O_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(9),
      Q => D_L_O_int(0),
      R => Q_O
    );
\D_L_O_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(19),
      Q => D_L_O_int(10),
      R => Q_O
    );
\D_L_O_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(20),
      Q => D_L_O_int(11),
      R => Q_O
    );
\D_L_O_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(21),
      Q => D_L_O_int(12),
      R => Q_O
    );
\D_L_O_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(22),
      Q => D_L_O_int(13),
      R => Q_O
    );
\D_L_O_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(23),
      Q => D_L_O_int(14),
      R => Q_O
    );
\D_L_O_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(24),
      Q => D_L_O_int(15),
      R => Q_O
    );
\D_L_O_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(25),
      Q => D_L_O_int(16),
      R => Q_O
    );
\D_L_O_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(26),
      Q => D_L_O_int(17),
      R => Q_O
    );
\D_L_O_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(27),
      Q => D_L_O_int(18),
      R => Q_O
    );
\D_L_O_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(28),
      Q => D_L_O_int(19),
      R => Q_O
    );
\D_L_O_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(10),
      Q => D_L_O_int(1),
      R => Q_O
    );
\D_L_O_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(29),
      Q => D_L_O_int(20),
      R => Q_O
    );
\D_L_O_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(30),
      Q => D_L_O_int(21),
      R => Q_O
    );
\D_L_O_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(31),
      Q => D_L_O_int(22),
      R => Q_O
    );
\D_L_O_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => Data_In_int(31),
      Q => D_L_O_int(23),
      R => Q_O
    );
\D_L_O_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(11),
      Q => D_L_O_int(2),
      R => Q_O
    );
\D_L_O_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(12),
      Q => D_L_O_int(3),
      R => Q_O
    );
\D_L_O_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(13),
      Q => D_L_O_int(4),
      R => Q_O
    );
\D_L_O_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(14),
      Q => D_L_O_int(5),
      R => Q_O
    );
\D_L_O_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(15),
      Q => D_L_O_int(6),
      R => Q_O
    );
\D_L_O_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(16),
      Q => D_L_O_int(7),
      R => Q_O
    );
\D_L_O_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(17),
      Q => D_L_O_int(8),
      R => Q_O
    );
\D_L_O_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_L_O_int_1,
      D => p_1_in(18),
      Q => D_L_O_int(9),
      R => Q_O
    );
\D_R_O_int[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00088808"
    )
        port map (
      I0 => BCLK_Fall,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => \^lrclk\,
      I3 => Q_O_reg,
      I4 => LRCLK_I,
      O => D_R_O_int_0
    );
\D_R_O_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(9),
      Q => D_R_O_int(0),
      R => Q_O
    );
\D_R_O_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(19),
      Q => D_R_O_int(10),
      R => Q_O
    );
\D_R_O_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(20),
      Q => D_R_O_int(11),
      R => Q_O
    );
\D_R_O_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(21),
      Q => D_R_O_int(12),
      R => Q_O
    );
\D_R_O_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(22),
      Q => D_R_O_int(13),
      R => Q_O
    );
\D_R_O_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(23),
      Q => D_R_O_int(14),
      R => Q_O
    );
\D_R_O_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(24),
      Q => D_R_O_int(15),
      R => Q_O
    );
\D_R_O_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(25),
      Q => D_R_O_int(16),
      R => Q_O
    );
\D_R_O_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(26),
      Q => D_R_O_int(17),
      R => Q_O
    );
\D_R_O_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(27),
      Q => D_R_O_int(18),
      R => Q_O
    );
\D_R_O_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(28),
      Q => D_R_O_int(19),
      R => Q_O
    );
\D_R_O_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(10),
      Q => D_R_O_int(1),
      R => Q_O
    );
\D_R_O_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(29),
      Q => D_R_O_int(20),
      R => Q_O
    );
\D_R_O_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(30),
      Q => D_R_O_int(21),
      R => Q_O
    );
\D_R_O_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(31),
      Q => D_R_O_int(22),
      R => Q_O
    );
\D_R_O_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => Data_In_int(31),
      Q => D_R_O_int(23),
      R => Q_O
    );
\D_R_O_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(11),
      Q => D_R_O_int(2),
      R => Q_O
    );
\D_R_O_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(12),
      Q => D_R_O_int(3),
      R => Q_O
    );
\D_R_O_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(13),
      Q => D_R_O_int(4),
      R => Q_O
    );
\D_R_O_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(14),
      Q => D_R_O_int(5),
      R => Q_O
    );
\D_R_O_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(15),
      Q => D_R_O_int(6),
      R => Q_O
    );
\D_R_O_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(16),
      Q => D_R_O_int(7),
      R => Q_O
    );
\D_R_O_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(17),
      Q => D_R_O_int(8),
      R => Q_O
    );
\D_R_O_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => D_R_O_int_0,
      D => p_1_in(18),
      Q => D_R_O_int(9),
      R => Q_O
    );
\Data_In_int[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q_O,
      I1 => BCLK_Fall,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      O => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222200F00000"
    )
        port map (
      I0 => BCLK_I,
      I1 => Q3R,
      I2 => \BCLK_Fall1__0\,
      I3 => BCLK_int,
      I4 => \^co\(0),
      I5 => Q_O_reg,
      O => BCLK_Rise
    );
\Data_In_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(10),
      Q => p_1_in(11),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(11),
      Q => p_1_in(12),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(12),
      Q => p_1_in(13),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(13),
      Q => p_1_in(14),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(14),
      Q => p_1_in(15),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(15),
      Q => p_1_in(16),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(16),
      Q => p_1_in(17),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(17),
      Q => p_1_in(18),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(18),
      Q => p_1_in(19),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(19),
      Q => p_1_in(20),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(20),
      Q => p_1_in(21),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(21),
      Q => p_1_in(22),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(22),
      Q => p_1_in(23),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(23),
      Q => p_1_in(24),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(24),
      Q => p_1_in(25),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(25),
      Q => p_1_in(26),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(26),
      Q => p_1_in(27),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(27),
      Q => p_1_in(28),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(28),
      Q => p_1_in(29),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(29),
      Q => p_1_in(30),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(30),
      Q => p_1_in(31),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(31),
      Q => Data_In_int(31),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => BCLK_Rise,
      CLK => CLK_12_288,
      D => SDATA_I,
      Q => \Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5_n_0\
    );
\Data_In_int_reg[7]_d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_6\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => \Data_In_int_reg[6]_srl7___d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_5_n_0\,
      Q => \Data_In_int_reg[7]_d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_6_n_0\,
      R => '0'
    );
\Data_In_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => Data_In_int_reg_gate_n_0,
      Q => p_1_in(9),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => p_1_in(9),
      Q => p_1_in(10),
      R => \Data_In_int[31]_i_1_n_0\
    );
Data_In_int_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Data_In_int_reg[7]_d_axi_i2s_audio_v2_0_AXI_L_inst_Inst_I2sCtl_Inst_I2sRxTx_Data_In_int_reg_r_6_n_0\,
      I1 => Data_In_int_reg_r_6_n_0,
      O => Data_In_int_reg_gate_n_0
    );
Data_In_int_reg_r: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => '1',
      Q => Data_In_int_reg_r_n_0,
      R => \Data_In_int[31]_i_1_n_0\
    );
Data_In_int_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => Data_In_int_reg_r_n_0,
      Q => Data_In_int_reg_r_0_n_0,
      R => \Data_In_int[31]_i_1_n_0\
    );
Data_In_int_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => Data_In_int_reg_r_0_n_0,
      Q => Data_In_int_reg_r_1_n_0,
      R => \Data_In_int[31]_i_1_n_0\
    );
Data_In_int_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => Data_In_int_reg_r_1_n_0,
      Q => Data_In_int_reg_r_2_n_0,
      R => \Data_In_int[31]_i_1_n_0\
    );
Data_In_int_reg_r_3: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => Data_In_int_reg_r_2_n_0,
      Q => Data_In_int_reg_r_3_n_0,
      R => \Data_In_int[31]_i_1_n_0\
    );
Data_In_int_reg_r_4: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => Data_In_int_reg_r_3_n_0,
      Q => Data_In_int_reg_r_4_n_0,
      R => \Data_In_int[31]_i_1_n_0\
    );
Data_In_int_reg_r_5: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => Data_In_int_reg_r_4_n_0,
      Q => Data_In_int_reg_r_5_n_0,
      R => \Data_In_int[31]_i_1_n_0\
    );
Data_In_int_reg_r_6: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => BCLK_Rise,
      D => Data_In_int_reg_r_5_n_0,
      Q => Data_In_int_reg_r_6_n_0,
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_Out_int[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[9]\,
      O => \Data_Out_int[10]_i_1_n_0\
    );
\Data_Out_int[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[10]\,
      O => \Data_Out_int[11]_i_1_n_0\
    );
\Data_Out_int[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[11]\,
      O => \Data_Out_int[12]_i_1_n_0\
    );
\Data_Out_int[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[12]\,
      O => \Data_Out_int[13]_i_1_n_0\
    );
\Data_Out_int[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[13]\,
      O => \Data_Out_int[14]_i_1_n_0\
    );
\Data_Out_int[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(8),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[14]\,
      O => \Data_Out_int[15]_i_1_n_0\
    );
\Data_Out_int[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(9),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[15]\,
      O => \Data_Out_int[16]_i_1_n_0\
    );
\Data_Out_int[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(10),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[16]\,
      O => \Data_Out_int[17]_i_1_n_0\
    );
\Data_Out_int[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(11),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[17]\,
      O => \Data_Out_int[18]_i_1_n_0\
    );
\Data_Out_int[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(12),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[18]\,
      O => \Data_Out_int[19]_i_1_n_0\
    );
\Data_Out_int[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(13),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[19]\,
      O => \Data_Out_int[20]_i_1_n_0\
    );
\Data_Out_int[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(14),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[20]\,
      O => \Data_Out_int[21]_i_1_n_0\
    );
\Data_Out_int[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(15),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[21]\,
      O => \Data_Out_int[22]_i_1_n_0\
    );
\Data_Out_int[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(16),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[22]\,
      O => \Data_Out_int[23]_i_1_n_0\
    );
\Data_Out_int[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(17),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[23]\,
      O => \Data_Out_int[24]_i_1_n_0\
    );
\Data_Out_int[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(18),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[24]\,
      O => \Data_Out_int[25]_i_1_n_0\
    );
\Data_Out_int[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(19),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[25]\,
      O => \Data_Out_int[26]_i_1_n_0\
    );
\Data_Out_int[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(20),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[26]\,
      O => \Data_Out_int[27]_i_1_n_0\
    );
\Data_Out_int[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(21),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[27]\,
      O => \Data_Out_int[28]_i_1_n_0\
    );
\Data_Out_int[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(22),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[28]\,
      O => \Data_Out_int[29]_i_1_n_0\
    );
\Data_Out_int[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(23),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[29]\,
      O => \Data_Out_int[30]_i_1_n_0\
    );
\Data_Out_int[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => Q_O,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => BCLK_Rise,
      I3 => BCLK_Fall,
      O => \Data_Out_int[31]_i_1_n_0\
    );
\Data_Out_int[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0222"
    )
        port map (
      I0 => \Data_Out_int_reg_n_0_[30]\,
      I1 => Q_O,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => BCLK_Rise,
      O => \Data_Out_int[31]_i_2_n_0\
    );
\Data_Out_int[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Cnt_Lrclk(3),
      I1 => Cnt_Lrclk(4),
      I2 => Cnt_Lrclk(1),
      I3 => Cnt_Lrclk(2),
      I4 => Cnt_Lrclk(0),
      O => \Data_Out_int[31]_i_3_n_0\
    );
\Data_Out_int[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      I1 => Q_O,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => BCLK_Rise,
      O => \Data_Out_int[7]_i_1_n_0\
    );
\Data_Out_int[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[7]\,
      O => \Data_Out_int[8]_i_1_n_0\
    );
\Data_Out_int[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAA80"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2),
      I1 => BCLK_Rise,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => Q_O,
      I4 => \Data_Out_int_reg_n_0_[8]\,
      O => \Data_Out_int[9]_i_1_n_0\
    );
\Data_Out_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[10]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[10]\,
      R => '0'
    );
\Data_Out_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[11]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[11]\,
      R => '0'
    );
\Data_Out_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[12]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[12]\,
      R => '0'
    );
\Data_Out_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[13]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[13]\,
      R => '0'
    );
\Data_Out_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[14]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[14]\,
      R => '0'
    );
\Data_Out_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[15]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[15]\,
      R => '0'
    );
\Data_Out_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[16]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[16]\,
      R => '0'
    );
\Data_Out_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[17]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[17]\,
      R => '0'
    );
\Data_Out_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[18]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[18]\,
      R => '0'
    );
\Data_Out_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[19]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[19]\,
      R => '0'
    );
\Data_Out_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[20]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[20]\,
      R => '0'
    );
\Data_Out_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[21]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[21]\,
      R => '0'
    );
\Data_Out_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[22]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[22]\,
      R => '0'
    );
\Data_Out_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[23]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[23]\,
      R => '0'
    );
\Data_Out_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[24]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[24]\,
      R => '0'
    );
\Data_Out_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[25]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[25]\,
      R => '0'
    );
\Data_Out_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[26]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[26]\,
      R => '0'
    );
\Data_Out_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[27]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[27]\,
      R => '0'
    );
\Data_Out_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[28]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[28]\,
      R => '0'
    );
\Data_Out_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[29]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[29]\,
      R => '0'
    );
\Data_Out_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[30]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[30]\,
      R => '0'
    );
\Data_Out_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[31]_i_2_n_0\,
      Q => p_0_in_2,
      R => '0'
    );
\Data_Out_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[7]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[7]\,
      R => '0'
    );
\Data_Out_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[8]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[8]\,
      R => '0'
    );
\Data_Out_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[9]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[9]\,
      R => '0'
    );
Inst_I2sRxFifo_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(15),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(15),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(15)
    );
Inst_I2sRxFifo_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(14),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(14)
    );
Inst_I2sRxFifo_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(13),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(13)
    );
Inst_I2sRxFifo_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(12),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(12)
    );
Inst_I2sRxFifo_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(11),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11)
    );
Inst_I2sRxFifo_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(10),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(10),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10)
    );
Inst_I2sRxFifo_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(9),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(9),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9)
    );
Inst_I2sRxFifo_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(8),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(8),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(8)
    );
Inst_I2sRxFifo_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(7),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(7),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7)
    );
Inst_I2sRxFifo_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(6),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(6),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6)
    );
Inst_I2sRxFifo_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(23),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(23),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(23)
    );
Inst_I2sRxFifo_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(5),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(5),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5)
    );
Inst_I2sRxFifo_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(4),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(4),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4)
    );
Inst_I2sRxFifo_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(3),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(3),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3)
    );
Inst_I2sRxFifo_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(2),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(2),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2)
    );
Inst_I2sRxFifo_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(1),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(1),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1)
    );
Inst_I2sRxFifo_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(0),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(0),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0)
    );
Inst_I2sRxFifo_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => WE_R_int,
      I1 => Q_O_reg_1,
      I2 => WE_L_int,
      O => \gic0.gc0.count_reg[11]\
    );
Inst_I2sRxFifo_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(22),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(22),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(22)
    );
Inst_I2sRxFifo_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(21),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(21),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(21)
    );
Inst_I2sRxFifo_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(20),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(20),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(20)
    );
Inst_I2sRxFifo_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(19),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(19),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(19)
    );
Inst_I2sRxFifo_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(18),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(18),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(18)
    );
Inst_I2sRxFifo_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(17),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(17),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(17)
    );
Inst_I2sRxFifo_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D_L_O_int(16),
      I1 => Q_O_reg_2,
      I2 => D_R_O_int(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(16)
    );
Inst_I2sTxFifo_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => OE_R_int,
      I1 => Q_O_reg_0,
      I2 => OE_L_int,
      O => rd_en
    );
LRCLK_O_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^lrclk\,
      I1 => Q_O_reg_0,
      I2 => Q_O_reg_1,
      O => LRCLK_O
    );
LRCLK_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \^lrclk\,
      I1 => BCLK_Fall,
      I2 => LRCLK9_in,
      I3 => Q_O,
      O => LRCLK_i_1_n_0
    );
LRCLK_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Cnt_Lrclk(0),
      I1 => Cnt_Lrclk(1),
      I2 => Cnt_Lrclk(2),
      I3 => Cnt_Lrclk(4),
      I4 => Cnt_Lrclk(3),
      O => LRCLK9_in
    );
LRCLK_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => LRCLK_i_1_n_0,
      Q => \^lrclk\,
      R => '0'
    );
OE_L_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF000000000000"
    )
        port map (
      I0 => OE_L_int,
      I1 => LRCLK_I,
      I2 => Q_O_reg,
      I3 => \^lrclk\,
      I4 => LRCLK9_in,
      I5 => BCLK_Fall,
      O => OE_L_int_i_1_n_0
    );
OE_L_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => OE_L_int_i_1_n_0,
      Q => OE_L_int,
      R => '0'
    );
OE_R_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080C0C0C0808080"
    )
        port map (
      I0 => OE_R_int,
      I1 => LRCLK9_in,
      I2 => BCLK_Fall,
      I3 => LRCLK_I,
      I4 => Q_O_reg,
      I5 => \^lrclk\,
      O => OE_R_int_i_1_n_0
    );
OE_R_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => OE_R_int_i_1_n_0,
      Q => OE_R_int,
      R => '0'
    );
Q2F_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK_12_288,
      D => Q1F0,
      Q => Q2F_reg_srl2_n_0
    );
Q2F_reg_srl2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => BCLK_I,
      O => Q1F0
    );
Q2R_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => CLK_12_288,
      D => BCLK_I,
      Q => Q2R_reg_srl2_n_0
    );
Q3F_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => Q2F_reg_srl2_n_0,
      Q => Q3F,
      R => '0'
    );
Q3R_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => Q2R_reg_srl2_n_0,
      Q => Q3R,
      R => '0'
    );
SDATA_O_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in_2,
      I1 => Q_O_reg_0,
      O => SDATA_O
    );
WE_L_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => WE_L_int,
      I1 => \LRCLK_int__0\,
      I2 => Cnt_Lrclk(0),
      I3 => WE_L_int_i_3_n_0,
      I4 => BCLK_Rise,
      O => WE_L_int_i_1_n_0
    );
WE_L_int_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Cnt_Lrclk(2),
      I1 => Cnt_Lrclk(1),
      I2 => Cnt_Lrclk(4),
      I3 => Cnt_Lrclk(3),
      O => WE_L_int_i_3_n_0
    );
WE_L_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => WE_L_int_i_1_n_0,
      Q => WE_L_int,
      R => '0'
    );
WE_R_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0008000"
    )
        port map (
      I0 => WE_R_int,
      I1 => Cnt_Lrclk(0),
      I2 => WE_L_int_i_3_n_0,
      I3 => BCLK_Rise,
      I4 => \LRCLK_int__0\,
      O => WE_R_int_i_1_n_0
    );
WE_R_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK_12_288,
      CE => '1',
      D => WE_R_int_i_1_n_0,
      Q => WE_R_int,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__i2s_stream\ is
  port (
    \nr_of_wr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXIS_S2MM_TLAST : out STD_LOGIC;
    DBG_RX_FIFO_RD_EN_I : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M_AXIS_S2MM_ACLK : in STD_LOGIC;
    M_AXIS_S2MM_ARESETN : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXIS_S2MM_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \I2S_FIFO_CONTROL_REG_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    RxFifoRdEn_dly : in STD_LOGIC;
    \I2S_PERIOD_COUNT_REG_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    S_AXIS_MM2S_ARESETN : in STD_LOGIC;
    S_AXIS_MM2S_TVALID : in STD_LOGIC;
    \I2S_DATA_IN_REG_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXIS_MM2S_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXIS_MM2S_ACLK : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end \_xilinx_top__i2s_stream\;

architecture STRUCTURE of \_xilinx_top__i2s_stream\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axis_s2mm_tlast\ : STD_LOGIC;
  signal TX_FIFO_D_O : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \TX_FIFO_D_O[23]_i_1_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_n_0\ : STD_LOGIC;
  signal \gtOp_carry__0_n_1\ : STD_LOGIC;
  signal \gtOp_carry__0_n_2\ : STD_LOGIC;
  signal \gtOp_carry__0_n_3\ : STD_LOGIC;
  signal \gtOp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \gtOp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \gtOp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \gtOp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \gtOp_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \gtOp_carry__1_n_2\ : STD_LOGIC;
  signal \gtOp_carry__1_n_3\ : STD_LOGIC;
  signal gtOp_carry_i_1_n_0 : STD_LOGIC;
  signal gtOp_carry_i_2_n_0 : STD_LOGIC;
  signal gtOp_carry_i_3_n_0 : STD_LOGIC;
  signal gtOp_carry_i_4_n_0 : STD_LOGIC;
  signal gtOp_carry_i_5_n_0 : STD_LOGIC;
  signal gtOp_carry_i_6_n_0 : STD_LOGIC;
  signal gtOp_carry_i_7_n_0 : STD_LOGIC;
  signal gtOp_carry_i_8_n_0 : STD_LOGIC;
  signal gtOp_carry_n_0 : STD_LOGIC;
  signal gtOp_carry_n_1 : STD_LOGIC;
  signal gtOp_carry_n_2 : STD_LOGIC;
  signal gtOp_carry_n_3 : STD_LOGIC;
  signal \gtOp_inferred__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__0_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__0_n_1\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__0_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__0_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__1_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry__1_n_3\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry_i_5_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry_i_6_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry_i_7_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry_i_8_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry_n_0\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry_n_1\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry_n_2\ : STD_LOGIC;
  signal \gtOp_inferred__0_carry_n_3\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 20 downto 1 );
  signal nr_of_rd : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \nr_of_rd[0]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[10]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[11]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[12]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[12]_i_3_n_0\ : STD_LOGIC;
  signal \nr_of_rd[12]_i_4_n_0\ : STD_LOGIC;
  signal \nr_of_rd[12]_i_5_n_0\ : STD_LOGIC;
  signal \nr_of_rd[12]_i_6_n_0\ : STD_LOGIC;
  signal \nr_of_rd[13]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[14]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[15]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[16]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[16]_i_3_n_0\ : STD_LOGIC;
  signal \nr_of_rd[16]_i_4_n_0\ : STD_LOGIC;
  signal \nr_of_rd[16]_i_5_n_0\ : STD_LOGIC;
  signal \nr_of_rd[16]_i_6_n_0\ : STD_LOGIC;
  signal \nr_of_rd[17]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[18]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[19]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[1]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[20]_i_2_n_0\ : STD_LOGIC;
  signal \nr_of_rd[20]_i_4_n_0\ : STD_LOGIC;
  signal \nr_of_rd[20]_i_5_n_0\ : STD_LOGIC;
  signal \nr_of_rd[20]_i_6_n_0\ : STD_LOGIC;
  signal \nr_of_rd[20]_i_7_n_0\ : STD_LOGIC;
  signal \nr_of_rd[2]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[3]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[4]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[4]_i_3_n_0\ : STD_LOGIC;
  signal \nr_of_rd[4]_i_4_n_0\ : STD_LOGIC;
  signal \nr_of_rd[4]_i_5_n_0\ : STD_LOGIC;
  signal \nr_of_rd[4]_i_6_n_0\ : STD_LOGIC;
  signal \nr_of_rd[5]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[6]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[7]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[8]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd[8]_i_3_n_0\ : STD_LOGIC;
  signal \nr_of_rd[8]_i_4_n_0\ : STD_LOGIC;
  signal \nr_of_rd[8]_i_5_n_0\ : STD_LOGIC;
  signal \nr_of_rd[8]_i_6_n_0\ : STD_LOGIC;
  signal \nr_of_rd[9]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_rd_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \nr_of_rd_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \nr_of_rd_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \nr_of_rd_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \nr_of_rd_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \nr_of_rd_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \nr_of_rd_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \nr_of_rd_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \nr_of_rd_reg[20]_i_3_n_1\ : STD_LOGIC;
  signal \nr_of_rd_reg[20]_i_3_n_2\ : STD_LOGIC;
  signal \nr_of_rd_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \nr_of_rd_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \nr_of_rd_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \nr_of_rd_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \nr_of_rd_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \nr_of_rd_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \nr_of_rd_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \nr_of_rd_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \nr_of_rd_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal nr_of_wr : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \nr_of_wr[12]_i_3_n_0\ : STD_LOGIC;
  signal \nr_of_wr[12]_i_4_n_0\ : STD_LOGIC;
  signal \nr_of_wr[12]_i_5_n_0\ : STD_LOGIC;
  signal \nr_of_wr[12]_i_6_n_0\ : STD_LOGIC;
  signal \nr_of_wr[16]_i_3_n_0\ : STD_LOGIC;
  signal \nr_of_wr[16]_i_4_n_0\ : STD_LOGIC;
  signal \nr_of_wr[16]_i_5_n_0\ : STD_LOGIC;
  signal \nr_of_wr[16]_i_6_n_0\ : STD_LOGIC;
  signal \nr_of_wr[20]_i_1_n_0\ : STD_LOGIC;
  signal \nr_of_wr[20]_i_4_n_0\ : STD_LOGIC;
  signal \nr_of_wr[20]_i_5_n_0\ : STD_LOGIC;
  signal \nr_of_wr[20]_i_6_n_0\ : STD_LOGIC;
  signal \nr_of_wr[20]_i_7_n_0\ : STD_LOGIC;
  signal \nr_of_wr[4]_i_3_n_0\ : STD_LOGIC;
  signal \nr_of_wr[4]_i_4_n_0\ : STD_LOGIC;
  signal \nr_of_wr[4]_i_5_n_0\ : STD_LOGIC;
  signal \nr_of_wr[4]_i_6_n_0\ : STD_LOGIC;
  signal \nr_of_wr[8]_i_3_n_0\ : STD_LOGIC;
  signal \nr_of_wr[8]_i_4_n_0\ : STD_LOGIC;
  signal \nr_of_wr[8]_i_5_n_0\ : STD_LOGIC;
  signal \nr_of_wr[8]_i_6_n_0\ : STD_LOGIC;
  signal \^nr_of_wr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \nr_of_wr_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \nr_of_wr_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \nr_of_wr_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \nr_of_wr_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \nr_of_wr_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \nr_of_wr_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \nr_of_wr_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \nr_of_wr_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \nr_of_wr_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \nr_of_wr_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \nr_of_wr_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \nr_of_wr_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \nr_of_wr_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \nr_of_wr_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \nr_of_wr_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \nr_of_wr_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \nr_of_wr_reg[20]_i_3_n_1\ : STD_LOGIC;
  signal \nr_of_wr_reg[20]_i_3_n_2\ : STD_LOGIC;
  signal \nr_of_wr_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \nr_of_wr_reg[20]_i_3_n_4\ : STD_LOGIC;
  signal \nr_of_wr_reg[20]_i_3_n_5\ : STD_LOGIC;
  signal \nr_of_wr_reg[20]_i_3_n_6\ : STD_LOGIC;
  signal \nr_of_wr_reg[20]_i_3_n_7\ : STD_LOGIC;
  signal \nr_of_wr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \nr_of_wr_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \nr_of_wr_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \nr_of_wr_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \nr_of_wr_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \nr_of_wr_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \nr_of_wr_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \nr_of_wr_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \nr_of_wr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \nr_of_wr_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \nr_of_wr_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \nr_of_wr_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \nr_of_wr_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \nr_of_wr_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \nr_of_wr_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \nr_of_wr_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal tlast_i_1_n_0 : STD_LOGIC;
  signal tlast_i_2_n_0 : STD_LOGIC;
  signal tlast_i_3_n_0 : STD_LOGIC;
  signal tlast_i_4_n_0 : STD_LOGIC;
  signal tlast_i_5_n_0 : STD_LOGIC;
  signal tlast_i_6_n_0 : STD_LOGIC;
  signal tlast_i_7_n_0 : STD_LOGIC;
  signal NLW_gtOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gtOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gtOp_inferred__0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gtOp_inferred__0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nr_of_rd_reg[20]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nr_of_wr_reg[20]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  CO(0) <= \^co\(0);
  M_AXIS_S2MM_TLAST <= \^m_axis_s2mm_tlast\;
  \nr_of_wr_reg[0]_0\(0) <= \^nr_of_wr_reg[0]_0\(0);
Inst_I2sRxFifo_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200020FF2000"
    )
        port map (
      I0 => \^nr_of_wr_reg[0]_0\(0),
      I1 => D(1),
      I2 => M_AXIS_S2MM_TREADY,
      I3 => Q(0),
      I4 => \I2S_FIFO_CONTROL_REG_reg[1]\(0),
      I5 => RxFifoRdEn_dly,
      O => DBG_RX_FIFO_RD_EN_I
    );
Inst_I2sTxFifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(23),
      I1 => \I2S_DATA_IN_REG_reg[23]\(23),
      I2 => Q(1),
      O => din(23)
    );
Inst_I2sTxFifo_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(14),
      I1 => \I2S_DATA_IN_REG_reg[23]\(14),
      I2 => Q(1),
      O => din(14)
    );
Inst_I2sTxFifo_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(13),
      I1 => \I2S_DATA_IN_REG_reg[23]\(13),
      I2 => Q(1),
      O => din(13)
    );
Inst_I2sTxFifo_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(12),
      I1 => \I2S_DATA_IN_REG_reg[23]\(12),
      I2 => Q(1),
      O => din(12)
    );
Inst_I2sTxFifo_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(11),
      I1 => \I2S_DATA_IN_REG_reg[23]\(11),
      I2 => Q(1),
      O => din(11)
    );
Inst_I2sTxFifo_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(10),
      I1 => \I2S_DATA_IN_REG_reg[23]\(10),
      I2 => Q(1),
      O => din(10)
    );
Inst_I2sTxFifo_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(9),
      I1 => \I2S_DATA_IN_REG_reg[23]\(9),
      I2 => Q(1),
      O => din(9)
    );
Inst_I2sTxFifo_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(8),
      I1 => \I2S_DATA_IN_REG_reg[23]\(8),
      I2 => Q(1),
      O => din(8)
    );
Inst_I2sTxFifo_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(7),
      I1 => \I2S_DATA_IN_REG_reg[23]\(7),
      I2 => Q(1),
      O => din(7)
    );
Inst_I2sTxFifo_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(6),
      I1 => \I2S_DATA_IN_REG_reg[23]\(6),
      I2 => Q(1),
      O => din(6)
    );
Inst_I2sTxFifo_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(5),
      I1 => \I2S_DATA_IN_REG_reg[23]\(5),
      I2 => Q(1),
      O => din(5)
    );
Inst_I2sTxFifo_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(22),
      I1 => \I2S_DATA_IN_REG_reg[23]\(22),
      I2 => Q(1),
      O => din(22)
    );
Inst_I2sTxFifo_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(4),
      I1 => \I2S_DATA_IN_REG_reg[23]\(4),
      I2 => Q(1),
      O => din(4)
    );
Inst_I2sTxFifo_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(3),
      I1 => \I2S_DATA_IN_REG_reg[23]\(3),
      I2 => Q(1),
      O => din(3)
    );
Inst_I2sTxFifo_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(2),
      I1 => \I2S_DATA_IN_REG_reg[23]\(2),
      I2 => Q(1),
      O => din(2)
    );
Inst_I2sTxFifo_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(1),
      I1 => \I2S_DATA_IN_REG_reg[23]\(1),
      I2 => Q(1),
      O => din(1)
    );
Inst_I2sTxFifo_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(0),
      I1 => \I2S_DATA_IN_REG_reg[23]\(0),
      I2 => Q(1),
      O => din(0)
    );
Inst_I2sTxFifo_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(21),
      I1 => \I2S_DATA_IN_REG_reg[23]\(21),
      I2 => Q(1),
      O => din(21)
    );
Inst_I2sTxFifo_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(20),
      I1 => \I2S_DATA_IN_REG_reg[23]\(20),
      I2 => Q(1),
      O => din(20)
    );
Inst_I2sTxFifo_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(19),
      I1 => \I2S_DATA_IN_REG_reg[23]\(19),
      I2 => Q(1),
      O => din(19)
    );
Inst_I2sTxFifo_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(18),
      I1 => \I2S_DATA_IN_REG_reg[23]\(18),
      I2 => Q(1),
      O => din(18)
    );
Inst_I2sTxFifo_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(17),
      I1 => \I2S_DATA_IN_REG_reg[23]\(17),
      I2 => Q(1),
      O => din(17)
    );
Inst_I2sTxFifo_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(16),
      I1 => \I2S_DATA_IN_REG_reg[23]\(16),
      I2 => Q(1),
      O => din(16)
    );
Inst_I2sTxFifo_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => TX_FIFO_D_O(15),
      I1 => \I2S_DATA_IN_REG_reg[23]\(15),
      I2 => Q(1),
      O => din(15)
    );
\TX_FIFO_D_O[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => S_AXIS_MM2S_ARESETN,
      I1 => S_AXIS_MM2S_TVALID,
      I2 => \^co\(0),
      I3 => Q(1),
      I4 => D(0),
      O => \TX_FIFO_D_O[23]_i_1_n_0\
    );
\TX_FIFO_D_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(0),
      Q => TX_FIFO_D_O(0),
      R => '0'
    );
\TX_FIFO_D_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(10),
      Q => TX_FIFO_D_O(10),
      R => '0'
    );
\TX_FIFO_D_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(11),
      Q => TX_FIFO_D_O(11),
      R => '0'
    );
\TX_FIFO_D_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(12),
      Q => TX_FIFO_D_O(12),
      R => '0'
    );
\TX_FIFO_D_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(13),
      Q => TX_FIFO_D_O(13),
      R => '0'
    );
\TX_FIFO_D_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(14),
      Q => TX_FIFO_D_O(14),
      R => '0'
    );
\TX_FIFO_D_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(15),
      Q => TX_FIFO_D_O(15),
      R => '0'
    );
\TX_FIFO_D_O_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(16),
      Q => TX_FIFO_D_O(16),
      R => '0'
    );
\TX_FIFO_D_O_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(17),
      Q => TX_FIFO_D_O(17),
      R => '0'
    );
\TX_FIFO_D_O_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(18),
      Q => TX_FIFO_D_O(18),
      R => '0'
    );
\TX_FIFO_D_O_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(19),
      Q => TX_FIFO_D_O(19),
      R => '0'
    );
\TX_FIFO_D_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(1),
      Q => TX_FIFO_D_O(1),
      R => '0'
    );
\TX_FIFO_D_O_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(20),
      Q => TX_FIFO_D_O(20),
      R => '0'
    );
\TX_FIFO_D_O_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(21),
      Q => TX_FIFO_D_O(21),
      R => '0'
    );
\TX_FIFO_D_O_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(22),
      Q => TX_FIFO_D_O(22),
      R => '0'
    );
\TX_FIFO_D_O_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(23),
      Q => TX_FIFO_D_O(23),
      R => '0'
    );
\TX_FIFO_D_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(2),
      Q => TX_FIFO_D_O(2),
      R => '0'
    );
\TX_FIFO_D_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(3),
      Q => TX_FIFO_D_O(3),
      R => '0'
    );
\TX_FIFO_D_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(4),
      Q => TX_FIFO_D_O(4),
      R => '0'
    );
\TX_FIFO_D_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(5),
      Q => TX_FIFO_D_O(5),
      R => '0'
    );
\TX_FIFO_D_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(6),
      Q => TX_FIFO_D_O(6),
      R => '0'
    );
\TX_FIFO_D_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(7),
      Q => TX_FIFO_D_O(7),
      R => '0'
    );
\TX_FIFO_D_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(8),
      Q => TX_FIFO_D_O(8),
      R => '0'
    );
\TX_FIFO_D_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => \TX_FIFO_D_O[23]_i_1_n_0\,
      D => S_AXIS_MM2S_TDATA(9),
      Q => TX_FIFO_D_O(9),
      R => '0'
    );
gtOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gtOp_carry_n_0,
      CO(2) => gtOp_carry_n_1,
      CO(1) => gtOp_carry_n_2,
      CO(0) => gtOp_carry_n_3,
      CYINIT => '0',
      DI(3) => gtOp_carry_i_1_n_0,
      DI(2) => gtOp_carry_i_2_n_0,
      DI(1) => gtOp_carry_i_3_n_0,
      DI(0) => gtOp_carry_i_4_n_0,
      O(3 downto 0) => NLW_gtOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => gtOp_carry_i_5_n_0,
      S(2) => gtOp_carry_i_6_n_0,
      S(1) => gtOp_carry_i_7_n_0,
      S(0) => gtOp_carry_i_8_n_0
    );
\gtOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gtOp_carry_n_0,
      CO(3) => \gtOp_carry__0_n_0\,
      CO(2) => \gtOp_carry__0_n_1\,
      CO(1) => \gtOp_carry__0_n_2\,
      CO(0) => \gtOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \gtOp_carry__0_i_1_n_0\,
      DI(2) => \gtOp_carry__0_i_2_n_0\,
      DI(1) => \gtOp_carry__0_i_3_n_0\,
      DI(0) => \gtOp_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_gtOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gtOp_carry__0_i_5_n_0\,
      S(2) => \gtOp_carry__0_i_6_n_0\,
      S(1) => \gtOp_carry__0_i_7_n_0\,
      S(0) => \gtOp_carry__0_i_8_n_0\
    );
\gtOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_wr(14),
      I1 => nr_of_wr(15),
      O => \gtOp_carry__0_i_1_n_0\
    );
\gtOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_wr(12),
      I1 => nr_of_wr(13),
      O => \gtOp_carry__0_i_2_n_0\
    );
\gtOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_wr(10),
      I1 => nr_of_wr(11),
      O => \gtOp_carry__0_i_3_n_0\
    );
\gtOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_wr(8),
      I1 => nr_of_wr(9),
      O => \gtOp_carry__0_i_4_n_0\
    );
\gtOp_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(14),
      I1 => nr_of_wr(15),
      O => \gtOp_carry__0_i_5_n_0\
    );
\gtOp_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(12),
      I1 => nr_of_wr(13),
      O => \gtOp_carry__0_i_6_n_0\
    );
\gtOp_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(10),
      I1 => nr_of_wr(11),
      O => \gtOp_carry__0_i_7_n_0\
    );
\gtOp_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(8),
      I1 => nr_of_wr(9),
      O => \gtOp_carry__0_i_8_n_0\
    );
\gtOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtOp_carry__0_n_0\,
      CO(3) => \NLW_gtOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \^nr_of_wr_reg[0]_0\(0),
      CO(1) => \gtOp_carry__1_n_2\,
      CO(0) => \gtOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => nr_of_wr(20),
      DI(1) => \gtOp_carry__1_i_1_n_0\,
      DI(0) => \gtOp_carry__1_i_2_n_0\,
      O(3 downto 0) => \NLW_gtOp_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gtOp_carry__1_i_3_n_0\,
      S(1) => \gtOp_carry__1_i_4_n_0\,
      S(0) => \gtOp_carry__1_i_5_n_0\
    );
\gtOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_wr(18),
      I1 => nr_of_wr(19),
      O => \gtOp_carry__1_i_1_n_0\
    );
\gtOp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_wr(16),
      I1 => nr_of_wr(17),
      O => \gtOp_carry__1_i_2_n_0\
    );
\gtOp_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(20),
      O => \gtOp_carry__1_i_3_n_0\
    );
\gtOp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(18),
      I1 => nr_of_wr(19),
      O => \gtOp_carry__1_i_4_n_0\
    );
\gtOp_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(16),
      I1 => nr_of_wr(17),
      O => \gtOp_carry__1_i_5_n_0\
    );
gtOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_wr(6),
      I1 => nr_of_wr(7),
      O => gtOp_carry_i_1_n_0
    );
gtOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_wr(4),
      I1 => nr_of_wr(5),
      O => gtOp_carry_i_2_n_0
    );
gtOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_wr(2),
      I1 => nr_of_wr(3),
      O => gtOp_carry_i_3_n_0
    );
gtOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_wr(0),
      I1 => nr_of_wr(1),
      O => gtOp_carry_i_4_n_0
    );
gtOp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(6),
      I1 => nr_of_wr(7),
      O => gtOp_carry_i_5_n_0
    );
gtOp_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(4),
      I1 => nr_of_wr(5),
      O => gtOp_carry_i_6_n_0
    );
gtOp_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(2),
      I1 => nr_of_wr(3),
      O => gtOp_carry_i_7_n_0
    );
gtOp_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(0),
      I1 => nr_of_wr(1),
      O => gtOp_carry_i_8_n_0
    );
\gtOp_inferred__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gtOp_inferred__0_carry_n_0\,
      CO(2) => \gtOp_inferred__0_carry_n_1\,
      CO(1) => \gtOp_inferred__0_carry_n_2\,
      CO(0) => \gtOp_inferred__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \gtOp_inferred__0_carry_i_1_n_0\,
      DI(2) => \gtOp_inferred__0_carry_i_2_n_0\,
      DI(1) => \gtOp_inferred__0_carry_i_3_n_0\,
      DI(0) => \gtOp_inferred__0_carry_i_4_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \gtOp_inferred__0_carry_i_5_n_0\,
      S(2) => \gtOp_inferred__0_carry_i_6_n_0\,
      S(1) => \gtOp_inferred__0_carry_i_7_n_0\,
      S(0) => \gtOp_inferred__0_carry_i_8_n_0\
    );
\gtOp_inferred__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtOp_inferred__0_carry_n_0\,
      CO(3) => \gtOp_inferred__0_carry__0_n_0\,
      CO(2) => \gtOp_inferred__0_carry__0_n_1\,
      CO(1) => \gtOp_inferred__0_carry__0_n_2\,
      CO(0) => \gtOp_inferred__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \gtOp_inferred__0_carry__0_i_1_n_0\,
      DI(2) => \gtOp_inferred__0_carry__0_i_2_n_0\,
      DI(1) => \gtOp_inferred__0_carry__0_i_3_n_0\,
      DI(0) => \gtOp_inferred__0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \gtOp_inferred__0_carry__0_i_5_n_0\,
      S(2) => \gtOp_inferred__0_carry__0_i_6_n_0\,
      S(1) => \gtOp_inferred__0_carry__0_i_7_n_0\,
      S(0) => \gtOp_inferred__0_carry__0_i_8_n_0\
    );
\gtOp_inferred__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_rd(14),
      I1 => nr_of_rd(15),
      O => \gtOp_inferred__0_carry__0_i_1_n_0\
    );
\gtOp_inferred__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_rd(12),
      I1 => nr_of_rd(13),
      O => \gtOp_inferred__0_carry__0_i_2_n_0\
    );
\gtOp_inferred__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_rd(10),
      I1 => nr_of_rd(11),
      O => \gtOp_inferred__0_carry__0_i_3_n_0\
    );
\gtOp_inferred__0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_rd(8),
      I1 => nr_of_rd(9),
      O => \gtOp_inferred__0_carry__0_i_4_n_0\
    );
\gtOp_inferred__0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(14),
      I1 => nr_of_rd(15),
      O => \gtOp_inferred__0_carry__0_i_5_n_0\
    );
\gtOp_inferred__0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(12),
      I1 => nr_of_rd(13),
      O => \gtOp_inferred__0_carry__0_i_6_n_0\
    );
\gtOp_inferred__0_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(10),
      I1 => nr_of_rd(11),
      O => \gtOp_inferred__0_carry__0_i_7_n_0\
    );
\gtOp_inferred__0_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(8),
      I1 => nr_of_rd(9),
      O => \gtOp_inferred__0_carry__0_i_8_n_0\
    );
\gtOp_inferred__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gtOp_inferred__0_carry__0_n_0\,
      CO(3) => \NLW_gtOp_inferred__0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \gtOp_inferred__0_carry__1_n_2\,
      CO(0) => \gtOp_inferred__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => nr_of_rd(20),
      DI(1) => \gtOp_inferred__0_carry__1_i_1_n_0\,
      DI(0) => \gtOp_inferred__0_carry__1_i_2_n_0\,
      O(3 downto 0) => \NLW_gtOp_inferred__0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gtOp_inferred__0_carry__1_i_3_n_0\,
      S(1) => \gtOp_inferred__0_carry__1_i_4_n_0\,
      S(0) => \gtOp_inferred__0_carry__1_i_5_n_0\
    );
\gtOp_inferred__0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_rd(18),
      I1 => nr_of_rd(19),
      O => \gtOp_inferred__0_carry__1_i_1_n_0\
    );
\gtOp_inferred__0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_rd(16),
      I1 => nr_of_rd(17),
      O => \gtOp_inferred__0_carry__1_i_2_n_0\
    );
\gtOp_inferred__0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(20),
      O => \gtOp_inferred__0_carry__1_i_3_n_0\
    );
\gtOp_inferred__0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(18),
      I1 => nr_of_rd(19),
      O => \gtOp_inferred__0_carry__1_i_4_n_0\
    );
\gtOp_inferred__0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(16),
      I1 => nr_of_rd(17),
      O => \gtOp_inferred__0_carry__1_i_5_n_0\
    );
\gtOp_inferred__0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_rd(6),
      I1 => nr_of_rd(7),
      O => \gtOp_inferred__0_carry_i_1_n_0\
    );
\gtOp_inferred__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_rd(4),
      I1 => nr_of_rd(5),
      O => \gtOp_inferred__0_carry_i_2_n_0\
    );
\gtOp_inferred__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_rd(2),
      I1 => nr_of_rd(3),
      O => \gtOp_inferred__0_carry_i_3_n_0\
    );
\gtOp_inferred__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nr_of_rd(0),
      I1 => nr_of_rd(1),
      O => \gtOp_inferred__0_carry_i_4_n_0\
    );
\gtOp_inferred__0_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(6),
      I1 => nr_of_rd(7),
      O => \gtOp_inferred__0_carry_i_5_n_0\
    );
\gtOp_inferred__0_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(4),
      I1 => nr_of_rd(5),
      O => \gtOp_inferred__0_carry_i_6_n_0\
    );
\gtOp_inferred__0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(2),
      I1 => nr_of_rd(3),
      O => \gtOp_inferred__0_carry_i_7_n_0\
    );
\gtOp_inferred__0_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(0),
      I1 => nr_of_rd(1),
      O => \gtOp_inferred__0_carry_i_8_n_0\
    );
\nr_of_rd[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => nr_of_rd(0),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(0),
      O => \nr_of_rd[0]_i_1_n_0\
    );
\nr_of_rd[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(10),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(10),
      O => \nr_of_rd[10]_i_1_n_0\
    );
\nr_of_rd[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(11),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(11),
      O => \nr_of_rd[11]_i_1_n_0\
    );
\nr_of_rd[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(12),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(12),
      O => \nr_of_rd[12]_i_1_n_0\
    );
\nr_of_rd[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(12),
      O => \nr_of_rd[12]_i_3_n_0\
    );
\nr_of_rd[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(11),
      O => \nr_of_rd[12]_i_4_n_0\
    );
\nr_of_rd[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(10),
      O => \nr_of_rd[12]_i_5_n_0\
    );
\nr_of_rd[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(9),
      O => \nr_of_rd[12]_i_6_n_0\
    );
\nr_of_rd[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(13),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(13),
      O => \nr_of_rd[13]_i_1_n_0\
    );
\nr_of_rd[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(14),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(14),
      O => \nr_of_rd[14]_i_1_n_0\
    );
\nr_of_rd[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(15),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(15),
      O => \nr_of_rd[15]_i_1_n_0\
    );
\nr_of_rd[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(16),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(16),
      O => \nr_of_rd[16]_i_1_n_0\
    );
\nr_of_rd[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(16),
      O => \nr_of_rd[16]_i_3_n_0\
    );
\nr_of_rd[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(15),
      O => \nr_of_rd[16]_i_4_n_0\
    );
\nr_of_rd[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(14),
      O => \nr_of_rd[16]_i_5_n_0\
    );
\nr_of_rd[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(13),
      O => \nr_of_rd[16]_i_6_n_0\
    );
\nr_of_rd[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(17),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(17),
      O => \nr_of_rd[17]_i_1_n_0\
    );
\nr_of_rd[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(18),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(18),
      O => \nr_of_rd[18]_i_1_n_0\
    );
\nr_of_rd[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(19),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(19),
      O => \nr_of_rd[19]_i_1_n_0\
    );
\nr_of_rd[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(1),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(1),
      O => \nr_of_rd[1]_i_1_n_0\
    );
\nr_of_rd[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(20),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(20),
      O => \nr_of_rd[20]_i_2_n_0\
    );
\nr_of_rd[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(20),
      O => \nr_of_rd[20]_i_4_n_0\
    );
\nr_of_rd[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(19),
      O => \nr_of_rd[20]_i_5_n_0\
    );
\nr_of_rd[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(18),
      O => \nr_of_rd[20]_i_6_n_0\
    );
\nr_of_rd[20]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(17),
      O => \nr_of_rd[20]_i_7_n_0\
    );
\nr_of_rd[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(2),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(2),
      O => \nr_of_rd[2]_i_1_n_0\
    );
\nr_of_rd[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(3),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(3),
      O => \nr_of_rd[3]_i_1_n_0\
    );
\nr_of_rd[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(4),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(4),
      O => \nr_of_rd[4]_i_1_n_0\
    );
\nr_of_rd[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(4),
      O => \nr_of_rd[4]_i_3_n_0\
    );
\nr_of_rd[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(3),
      O => \nr_of_rd[4]_i_4_n_0\
    );
\nr_of_rd[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(2),
      O => \nr_of_rd[4]_i_5_n_0\
    );
\nr_of_rd[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(1),
      O => \nr_of_rd[4]_i_6_n_0\
    );
\nr_of_rd[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(5),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(5),
      O => \nr_of_rd[5]_i_1_n_0\
    );
\nr_of_rd[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(6),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(6),
      O => \nr_of_rd[6]_i_1_n_0\
    );
\nr_of_rd[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(7),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(7),
      O => \nr_of_rd[7]_i_1_n_0\
    );
\nr_of_rd[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(8),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(8),
      O => \nr_of_rd[8]_i_1_n_0\
    );
\nr_of_rd[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(8),
      O => \nr_of_rd[8]_i_3_n_0\
    );
\nr_of_rd[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(7),
      O => \nr_of_rd[8]_i_4_n_0\
    );
\nr_of_rd[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(6),
      O => \nr_of_rd[8]_i_5_n_0\
    );
\nr_of_rd[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_rd(5),
      O => \nr_of_rd[8]_i_6_n_0\
    );
\nr_of_rd[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => minusOp(9),
      I1 => Q(1),
      I2 => S_AXIS_MM2S_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(9),
      O => \nr_of_rd[9]_i_1_n_0\
    );
\nr_of_rd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[0]_i_1_n_0\,
      Q => nr_of_rd(0),
      R => '0'
    );
\nr_of_rd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[10]_i_1_n_0\,
      Q => nr_of_rd(10),
      R => '0'
    );
\nr_of_rd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[11]_i_1_n_0\,
      Q => nr_of_rd(11),
      R => '0'
    );
\nr_of_rd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[12]_i_1_n_0\,
      Q => nr_of_rd(12),
      R => '0'
    );
\nr_of_rd_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr_of_rd_reg[8]_i_2_n_0\,
      CO(3) => \nr_of_rd_reg[12]_i_2_n_0\,
      CO(2) => \nr_of_rd_reg[12]_i_2_n_1\,
      CO(1) => \nr_of_rd_reg[12]_i_2_n_2\,
      CO(0) => \nr_of_rd_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nr_of_rd(12 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \nr_of_rd[12]_i_3_n_0\,
      S(2) => \nr_of_rd[12]_i_4_n_0\,
      S(1) => \nr_of_rd[12]_i_5_n_0\,
      S(0) => \nr_of_rd[12]_i_6_n_0\
    );
\nr_of_rd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[13]_i_1_n_0\,
      Q => nr_of_rd(13),
      R => '0'
    );
\nr_of_rd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[14]_i_1_n_0\,
      Q => nr_of_rd(14),
      R => '0'
    );
\nr_of_rd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[15]_i_1_n_0\,
      Q => nr_of_rd(15),
      R => '0'
    );
\nr_of_rd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[16]_i_1_n_0\,
      Q => nr_of_rd(16),
      R => '0'
    );
\nr_of_rd_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr_of_rd_reg[12]_i_2_n_0\,
      CO(3) => \nr_of_rd_reg[16]_i_2_n_0\,
      CO(2) => \nr_of_rd_reg[16]_i_2_n_1\,
      CO(1) => \nr_of_rd_reg[16]_i_2_n_2\,
      CO(0) => \nr_of_rd_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nr_of_rd(16 downto 13),
      O(3 downto 0) => minusOp(16 downto 13),
      S(3) => \nr_of_rd[16]_i_3_n_0\,
      S(2) => \nr_of_rd[16]_i_4_n_0\,
      S(1) => \nr_of_rd[16]_i_5_n_0\,
      S(0) => \nr_of_rd[16]_i_6_n_0\
    );
\nr_of_rd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[17]_i_1_n_0\,
      Q => nr_of_rd(17),
      R => '0'
    );
\nr_of_rd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[18]_i_1_n_0\,
      Q => nr_of_rd(18),
      R => '0'
    );
\nr_of_rd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[19]_i_1_n_0\,
      Q => nr_of_rd(19),
      R => '0'
    );
\nr_of_rd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[1]_i_1_n_0\,
      Q => nr_of_rd(1),
      R => '0'
    );
\nr_of_rd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[20]_i_2_n_0\,
      Q => nr_of_rd(20),
      R => '0'
    );
\nr_of_rd_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr_of_rd_reg[16]_i_2_n_0\,
      CO(3) => \NLW_nr_of_rd_reg[20]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \nr_of_rd_reg[20]_i_3_n_1\,
      CO(1) => \nr_of_rd_reg[20]_i_3_n_2\,
      CO(0) => \nr_of_rd_reg[20]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => nr_of_rd(19 downto 17),
      O(3 downto 0) => minusOp(20 downto 17),
      S(3) => \nr_of_rd[20]_i_4_n_0\,
      S(2) => \nr_of_rd[20]_i_5_n_0\,
      S(1) => \nr_of_rd[20]_i_6_n_0\,
      S(0) => \nr_of_rd[20]_i_7_n_0\
    );
\nr_of_rd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[2]_i_1_n_0\,
      Q => nr_of_rd(2),
      R => '0'
    );
\nr_of_rd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[3]_i_1_n_0\,
      Q => nr_of_rd(3),
      R => '0'
    );
\nr_of_rd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[4]_i_1_n_0\,
      Q => nr_of_rd(4),
      R => '0'
    );
\nr_of_rd_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr_of_rd_reg[4]_i_2_n_0\,
      CO(2) => \nr_of_rd_reg[4]_i_2_n_1\,
      CO(1) => \nr_of_rd_reg[4]_i_2_n_2\,
      CO(0) => \nr_of_rd_reg[4]_i_2_n_3\,
      CYINIT => nr_of_rd(0),
      DI(3 downto 0) => nr_of_rd(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \nr_of_rd[4]_i_3_n_0\,
      S(2) => \nr_of_rd[4]_i_4_n_0\,
      S(1) => \nr_of_rd[4]_i_5_n_0\,
      S(0) => \nr_of_rd[4]_i_6_n_0\
    );
\nr_of_rd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[5]_i_1_n_0\,
      Q => nr_of_rd(5),
      R => '0'
    );
\nr_of_rd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[6]_i_1_n_0\,
      Q => nr_of_rd(6),
      R => '0'
    );
\nr_of_rd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[7]_i_1_n_0\,
      Q => nr_of_rd(7),
      R => '0'
    );
\nr_of_rd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[8]_i_1_n_0\,
      Q => nr_of_rd(8),
      R => '0'
    );
\nr_of_rd_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr_of_rd_reg[4]_i_2_n_0\,
      CO(3) => \nr_of_rd_reg[8]_i_2_n_0\,
      CO(2) => \nr_of_rd_reg[8]_i_2_n_1\,
      CO(1) => \nr_of_rd_reg[8]_i_2_n_2\,
      CO(0) => \nr_of_rd_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nr_of_rd(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \nr_of_rd[8]_i_3_n_0\,
      S(2) => \nr_of_rd[8]_i_4_n_0\,
      S(1) => \nr_of_rd[8]_i_5_n_0\,
      S(0) => \nr_of_rd[8]_i_6_n_0\
    );
\nr_of_rd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => S_AXIS_MM2S_ACLK,
      CE => E(0),
      D => \nr_of_rd[9]_i_1_n_0\,
      Q => nr_of_rd(9),
      R => '0'
    );
\nr_of_wr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F40"
    )
        port map (
      I0 => nr_of_wr(0),
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(0),
      O => p_1_in(0)
    );
\nr_of_wr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[12]_i_2_n_6\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(10),
      O => p_1_in(10)
    );
\nr_of_wr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[12]_i_2_n_5\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(11),
      O => p_1_in(11)
    );
\nr_of_wr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[12]_i_2_n_4\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(12),
      O => p_1_in(12)
    );
\nr_of_wr[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(12),
      O => \nr_of_wr[12]_i_3_n_0\
    );
\nr_of_wr[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(11),
      O => \nr_of_wr[12]_i_4_n_0\
    );
\nr_of_wr[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(10),
      O => \nr_of_wr[12]_i_5_n_0\
    );
\nr_of_wr[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(9),
      O => \nr_of_wr[12]_i_6_n_0\
    );
\nr_of_wr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[16]_i_2_n_7\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(13),
      O => p_1_in(13)
    );
\nr_of_wr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[16]_i_2_n_6\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(14),
      O => p_1_in(14)
    );
\nr_of_wr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[16]_i_2_n_5\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(15),
      O => p_1_in(15)
    );
\nr_of_wr[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[16]_i_2_n_4\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(16),
      O => p_1_in(16)
    );
\nr_of_wr[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(16),
      O => \nr_of_wr[16]_i_3_n_0\
    );
\nr_of_wr[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(15),
      O => \nr_of_wr[16]_i_4_n_0\
    );
\nr_of_wr[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(14),
      O => \nr_of_wr[16]_i_5_n_0\
    );
\nr_of_wr[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(13),
      O => \nr_of_wr[16]_i_6_n_0\
    );
\nr_of_wr[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[20]_i_3_n_7\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(17),
      O => p_1_in(17)
    );
\nr_of_wr[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[20]_i_3_n_6\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(18),
      O => p_1_in(18)
    );
\nr_of_wr[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[20]_i_3_n_5\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(19),
      O => p_1_in(19)
    );
\nr_of_wr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[4]_i_2_n_7\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(1),
      O => p_1_in(1)
    );
\nr_of_wr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FFFFFF"
    )
        port map (
      I0 => M_AXIS_S2MM_TREADY,
      I1 => \^nr_of_wr_reg[0]_0\(0),
      I2 => D(1),
      I3 => M_AXIS_S2MM_ARESETN,
      I4 => Q(0),
      O => \nr_of_wr[20]_i_1_n_0\
    );
\nr_of_wr[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[20]_i_3_n_4\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(20),
      O => p_1_in(20)
    );
\nr_of_wr[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(20),
      O => \nr_of_wr[20]_i_4_n_0\
    );
\nr_of_wr[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(19),
      O => \nr_of_wr[20]_i_5_n_0\
    );
\nr_of_wr[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(18),
      O => \nr_of_wr[20]_i_6_n_0\
    );
\nr_of_wr[20]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(17),
      O => \nr_of_wr[20]_i_7_n_0\
    );
\nr_of_wr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[4]_i_2_n_6\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(2),
      O => p_1_in(2)
    );
\nr_of_wr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[4]_i_2_n_5\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(3),
      O => p_1_in(3)
    );
\nr_of_wr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[4]_i_2_n_4\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(4),
      O => p_1_in(4)
    );
\nr_of_wr[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(4),
      O => \nr_of_wr[4]_i_3_n_0\
    );
\nr_of_wr[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(3),
      O => \nr_of_wr[4]_i_4_n_0\
    );
\nr_of_wr[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(2),
      O => \nr_of_wr[4]_i_5_n_0\
    );
\nr_of_wr[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(1),
      O => \nr_of_wr[4]_i_6_n_0\
    );
\nr_of_wr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[8]_i_2_n_7\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(5),
      O => p_1_in(5)
    );
\nr_of_wr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[8]_i_2_n_6\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(6),
      O => p_1_in(6)
    );
\nr_of_wr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[8]_i_2_n_5\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(7),
      O => p_1_in(7)
    );
\nr_of_wr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[8]_i_2_n_4\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(8),
      O => p_1_in(8)
    );
\nr_of_wr[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(8),
      O => \nr_of_wr[8]_i_3_n_0\
    );
\nr_of_wr[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(7),
      O => \nr_of_wr[8]_i_4_n_0\
    );
\nr_of_wr[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(6),
      O => \nr_of_wr[8]_i_5_n_0\
    );
\nr_of_wr[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nr_of_wr(5),
      O => \nr_of_wr[8]_i_6_n_0\
    );
\nr_of_wr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \nr_of_wr_reg[12]_i_2_n_7\,
      I1 => Q(0),
      I2 => M_AXIS_S2MM_ARESETN,
      I3 => \I2S_PERIOD_COUNT_REG_reg[20]\(9),
      O => p_1_in(9)
    );
\nr_of_wr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(0),
      Q => nr_of_wr(0),
      R => '0'
    );
\nr_of_wr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(10),
      Q => nr_of_wr(10),
      R => '0'
    );
\nr_of_wr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(11),
      Q => nr_of_wr(11),
      R => '0'
    );
\nr_of_wr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(12),
      Q => nr_of_wr(12),
      R => '0'
    );
\nr_of_wr_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr_of_wr_reg[8]_i_2_n_0\,
      CO(3) => \nr_of_wr_reg[12]_i_2_n_0\,
      CO(2) => \nr_of_wr_reg[12]_i_2_n_1\,
      CO(1) => \nr_of_wr_reg[12]_i_2_n_2\,
      CO(0) => \nr_of_wr_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nr_of_wr(12 downto 9),
      O(3) => \nr_of_wr_reg[12]_i_2_n_4\,
      O(2) => \nr_of_wr_reg[12]_i_2_n_5\,
      O(1) => \nr_of_wr_reg[12]_i_2_n_6\,
      O(0) => \nr_of_wr_reg[12]_i_2_n_7\,
      S(3) => \nr_of_wr[12]_i_3_n_0\,
      S(2) => \nr_of_wr[12]_i_4_n_0\,
      S(1) => \nr_of_wr[12]_i_5_n_0\,
      S(0) => \nr_of_wr[12]_i_6_n_0\
    );
\nr_of_wr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(13),
      Q => nr_of_wr(13),
      R => '0'
    );
\nr_of_wr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(14),
      Q => nr_of_wr(14),
      R => '0'
    );
\nr_of_wr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(15),
      Q => nr_of_wr(15),
      R => '0'
    );
\nr_of_wr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(16),
      Q => nr_of_wr(16),
      R => '0'
    );
\nr_of_wr_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr_of_wr_reg[12]_i_2_n_0\,
      CO(3) => \nr_of_wr_reg[16]_i_2_n_0\,
      CO(2) => \nr_of_wr_reg[16]_i_2_n_1\,
      CO(1) => \nr_of_wr_reg[16]_i_2_n_2\,
      CO(0) => \nr_of_wr_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nr_of_wr(16 downto 13),
      O(3) => \nr_of_wr_reg[16]_i_2_n_4\,
      O(2) => \nr_of_wr_reg[16]_i_2_n_5\,
      O(1) => \nr_of_wr_reg[16]_i_2_n_6\,
      O(0) => \nr_of_wr_reg[16]_i_2_n_7\,
      S(3) => \nr_of_wr[16]_i_3_n_0\,
      S(2) => \nr_of_wr[16]_i_4_n_0\,
      S(1) => \nr_of_wr[16]_i_5_n_0\,
      S(0) => \nr_of_wr[16]_i_6_n_0\
    );
\nr_of_wr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(17),
      Q => nr_of_wr(17),
      R => '0'
    );
\nr_of_wr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(18),
      Q => nr_of_wr(18),
      R => '0'
    );
\nr_of_wr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(19),
      Q => nr_of_wr(19),
      R => '0'
    );
\nr_of_wr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(1),
      Q => nr_of_wr(1),
      R => '0'
    );
\nr_of_wr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(20),
      Q => nr_of_wr(20),
      R => '0'
    );
\nr_of_wr_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr_of_wr_reg[16]_i_2_n_0\,
      CO(3) => \NLW_nr_of_wr_reg[20]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \nr_of_wr_reg[20]_i_3_n_1\,
      CO(1) => \nr_of_wr_reg[20]_i_3_n_2\,
      CO(0) => \nr_of_wr_reg[20]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => nr_of_wr(19 downto 17),
      O(3) => \nr_of_wr_reg[20]_i_3_n_4\,
      O(2) => \nr_of_wr_reg[20]_i_3_n_5\,
      O(1) => \nr_of_wr_reg[20]_i_3_n_6\,
      O(0) => \nr_of_wr_reg[20]_i_3_n_7\,
      S(3) => \nr_of_wr[20]_i_4_n_0\,
      S(2) => \nr_of_wr[20]_i_5_n_0\,
      S(1) => \nr_of_wr[20]_i_6_n_0\,
      S(0) => \nr_of_wr[20]_i_7_n_0\
    );
\nr_of_wr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(2),
      Q => nr_of_wr(2),
      R => '0'
    );
\nr_of_wr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(3),
      Q => nr_of_wr(3),
      R => '0'
    );
\nr_of_wr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(4),
      Q => nr_of_wr(4),
      R => '0'
    );
\nr_of_wr_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nr_of_wr_reg[4]_i_2_n_0\,
      CO(2) => \nr_of_wr_reg[4]_i_2_n_1\,
      CO(1) => \nr_of_wr_reg[4]_i_2_n_2\,
      CO(0) => \nr_of_wr_reg[4]_i_2_n_3\,
      CYINIT => nr_of_wr(0),
      DI(3 downto 0) => nr_of_wr(4 downto 1),
      O(3) => \nr_of_wr_reg[4]_i_2_n_4\,
      O(2) => \nr_of_wr_reg[4]_i_2_n_5\,
      O(1) => \nr_of_wr_reg[4]_i_2_n_6\,
      O(0) => \nr_of_wr_reg[4]_i_2_n_7\,
      S(3) => \nr_of_wr[4]_i_3_n_0\,
      S(2) => \nr_of_wr[4]_i_4_n_0\,
      S(1) => \nr_of_wr[4]_i_5_n_0\,
      S(0) => \nr_of_wr[4]_i_6_n_0\
    );
\nr_of_wr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(5),
      Q => nr_of_wr(5),
      R => '0'
    );
\nr_of_wr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(6),
      Q => nr_of_wr(6),
      R => '0'
    );
\nr_of_wr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(7),
      Q => nr_of_wr(7),
      R => '0'
    );
\nr_of_wr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(8),
      Q => nr_of_wr(8),
      R => '0'
    );
\nr_of_wr_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nr_of_wr_reg[4]_i_2_n_0\,
      CO(3) => \nr_of_wr_reg[8]_i_2_n_0\,
      CO(2) => \nr_of_wr_reg[8]_i_2_n_1\,
      CO(1) => \nr_of_wr_reg[8]_i_2_n_2\,
      CO(0) => \nr_of_wr_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => nr_of_wr(8 downto 5),
      O(3) => \nr_of_wr_reg[8]_i_2_n_4\,
      O(2) => \nr_of_wr_reg[8]_i_2_n_5\,
      O(1) => \nr_of_wr_reg[8]_i_2_n_6\,
      O(0) => \nr_of_wr_reg[8]_i_2_n_7\,
      S(3) => \nr_of_wr[8]_i_3_n_0\,
      S(2) => \nr_of_wr[8]_i_4_n_0\,
      S(1) => \nr_of_wr[8]_i_5_n_0\,
      S(0) => \nr_of_wr[8]_i_6_n_0\
    );
\nr_of_wr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => \nr_of_wr[20]_i_1_n_0\,
      D => p_1_in(9),
      Q => nr_of_wr(9),
      R => '0'
    );
tlast_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => M_AXIS_S2MM_ARESETN,
      I1 => tlast_i_2_n_0,
      O => tlast_i_1_n_0
    );
tlast_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA80800000"
    )
        port map (
      I0 => Q(0),
      I1 => tlast_i_3_n_0,
      I2 => tlast_i_4_n_0,
      I3 => tlast_i_5_n_0,
      I4 => tlast_i_6_n_0,
      I5 => \^m_axis_s2mm_tlast\,
      O => tlast_i_2_n_0
    );
tlast_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => nr_of_wr(18),
      I1 => nr_of_wr(17),
      I2 => nr_of_wr(16),
      I3 => nr_of_wr(20),
      I4 => nr_of_wr(19),
      I5 => tlast_i_7_n_0,
      O => tlast_i_3_n_0
    );
tlast_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => nr_of_wr(10),
      I1 => nr_of_wr(9),
      I2 => nr_of_wr(6),
      I3 => nr_of_wr(7),
      I4 => nr_of_wr(8),
      O => tlast_i_4_n_0
    );
tlast_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => nr_of_wr(5),
      I1 => nr_of_wr(3),
      I2 => nr_of_wr(4),
      I3 => nr_of_wr(0),
      I4 => nr_of_wr(1),
      I5 => nr_of_wr(2),
      O => tlast_i_5_n_0
    );
tlast_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => nr_of_wr(5),
      I1 => nr_of_wr(3),
      I2 => nr_of_wr(4),
      I3 => nr_of_wr(0),
      I4 => nr_of_wr(1),
      I5 => nr_of_wr(2),
      O => tlast_i_6_n_0
    );
tlast_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nr_of_wr(13),
      I1 => nr_of_wr(11),
      I2 => nr_of_wr(12),
      I3 => nr_of_wr(15),
      I4 => nr_of_wr(14),
      O => tlast_i_7_n_0
    );
tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_S2MM_ACLK,
      CE => '1',
      D => tlast_i_1_n_0,
      Q => \^m_axis_s2mm_tlast\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__rst_sync\ is
  port (
    Q_O : out STD_LOGIC;
    \I2S_FIFO_CONTROL_REG_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXIS_MM2S_ARESETN : in STD_LOGIC;
    CLK_12_288 : in STD_LOGIC
  );
end \_xilinx_top__rst_sync\;

architecture STRUCTURE of \_xilinx_top__rst_sync\ is
  signal FDRE_inst_1_i_1_n_0 : STD_LOGIC;
  signal d_int : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of FDRE_inst_1 : label is "PRIMITIVE";
  attribute box_type of FDRE_inst_2 : label is "PRIMITIVE";
begin
FDRE_inst_1: unisim.vcomponents.FDPE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_PRE_INVERTED => '0'
    )
        port map (
      C => CLK_12_288,
      CE => '1',
      D => '0',
      PRE => FDRE_inst_1_i_1_n_0,
      Q => d_int
    );
FDRE_inst_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \I2S_FIFO_CONTROL_REG_reg[30]\(0),
      I1 => S_AXIS_MM2S_ARESETN,
      O => FDRE_inst_1_i_1_n_0
    );
FDRE_inst_2: unisim.vcomponents.FDPE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_PRE_INVERTED => '0'
    )
        port map (
      C => CLK_12_288,
      CE => '1',
      D => d_int,
      PRE => FDRE_inst_1_i_1_n_0,
      Q => Q_O
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__rst_sync__xdcDup__1\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_O : out STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RST_I : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__rst_sync__xdcDup__1\ : entity is "rst_sync";
end \_xilinx_top__rst_sync__xdcDup__1\;

architecture STRUCTURE of \_xilinx_top__rst_sync__xdcDup__1\ is
  signal \^q_o\ : STD_LOGIC;
  signal d_int : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of FDRE_inst_1 : label is "PRIMITIVE";
  attribute box_type of FDRE_inst_2 : label is "PRIMITIVE";
begin
  Q_O <= \^q_o\;
\Cnt_Bclk[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q_o\,
      I1 => CO(0),
      O => SR(0)
    );
FDRE_inst_1: unisim.vcomponents.FDPE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_PRE_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => RST_I,
      Q => d_int
    );
FDRE_inst_2: unisim.vcomponents.FDPE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_PRE_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => d_int,
      PRE => RST_I,
      Q => \^q_o\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__xil_defaultlib_DCM\ is
  port (
    RESET : out STD_LOGIC;
    CLK_12_288 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_100MHZ_I : in STD_LOGIC
  );
end \_xilinx_top__xil_defaultlib_DCM\;

architecture STRUCTURE of \_xilinx_top__xil_defaultlib_DCM\ is
  signal LOCKED : STD_LOGIC;
  signal \^reset\ : STD_LOGIC;
  signal clkfbout : STD_LOGIC;
  signal clkout0 : STD_LOGIC;
  signal NLW_plle2_adv_inst_CLKOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_plle2_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute box_type : string;
  attribute box_type of clkout1_buf : label is "PRIMITIVE";
  attribute box_type of plle2_adv_inst : label is "PRIMITIVE";
begin
  RESET <= \^reset\;
clkout1_buf: unisim.vcomponents.BUFG
     port map (
      I => clkout0,
      O => CLK_12_288
    );
plle2_adv_inst: unisim.vcomponents.PLLE2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT => 51,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE => 83,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT1_DIVIDE => 1,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 5,
      IS_CLKINSEL_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.000000,
      STARTUP_WAIT => "FALSE"
    )
        port map (
      CLKFBIN => clkfbout,
      CLKFBOUT => clkfbout,
      CLKIN1 => CLK_100MHZ_I,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKOUT0 => clkout0,
      CLKOUT1 => NLW_plle2_adv_inst_CLKOUT1_UNCONNECTED,
      CLKOUT2 => NLW_plle2_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT3 => NLW_plle2_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT4 => NLW_plle2_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_plle2_adv_inst_CLKOUT5_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_plle2_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_plle2_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => LOCKED,
      PWRDWN => '0',
      RST => \^reset\
    );
plle2_adv_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => LOCKED,
      O => \^reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_prim_wrapper\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end \_xilinx_top__blk_mem_gen_prim_wrapper\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_prim_wrapper\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_14\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_22\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_30\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_6\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"00000",
      ADDRARDADDR(8 downto 5) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 9) => B"00000",
      ADDRBWRADDR(8 downto 5) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => rd_clk,
      CLKBWRCLK => wr_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8) => din(1),
      DIADI(7 downto 1) => B"0000000",
      DIADI(0) => din(0),
      DIBDI(15 downto 9) => B"0000000",
      DIBDI(8) => din(3),
      DIBDI(7 downto 1) => B"0000000",
      DIBDI(0) => din(2),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\,
      DOADO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_4\,
      DOADO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_5\,
      DOADO(9) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_6\,
      DOADO(8) => dout(1),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\,
      DOADO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_12\,
      DOADO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_13\,
      DOADO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_14\,
      DOADO(0) => dout(0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20\,
      DOBDO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_21\,
      DOBDO(9) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_22\,
      DOBDO(8) => dout(3),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_28\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_29\,
      DOBDO(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_30\,
      DOBDO(0) => dout(2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => Q(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_full_fb_i_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg,
      WEA(2) => ram_full_fb_i_reg,
      WEA(1) => ram_full_fb_i_reg,
      WEA(0) => ram_full_fb_i_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized0_21\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized0_21\ : entity is "blk_mem_gen_prim_wrapper";
end \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized0_21\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized0_21\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_full_fb_i_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg,
      WEA(2) => ram_full_fb_i_reg,
      WEA(1) => ram_full_fb_i_reg,
      WEA(0) => ram_full_fb_i_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_full_fb_i_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg,
      WEA(2) => ram_full_fb_i_reg,
      WEA(1) => ram_full_fb_i_reg,
      WEA(0) => ram_full_fb_i_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized1_20\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized1_20\ : entity is "blk_mem_gen_prim_wrapper";
end \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized1_20\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized1_20\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => din(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => dout(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_full_fb_i_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg,
      WEA(2) => ram_full_fb_i_reg,
      WEA(1) => ram_full_fb_i_reg,
      WEA(0) => ram_full_fb_i_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_78\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => din(5 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_78\,
      DOBDO(5 downto 0) => dout(5 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_full_fb_i_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg,
      WEA(2) => ram_full_fb_i_reg,
      WEA(1) => ram_full_fb_i_reg,
      WEA(0) => ram_full_fb_i_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized2_19\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized2_19\ : entity is "blk_mem_gen_prim_wrapper";
end \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized2_19\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_prim_wrapper__parameterized2_19\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_78\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => wr_clk,
      CLKBWRCLK => rd_clk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 6) => B"00000000000000000000000000",
      DIADI(5 downto 0) => din(5 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_78\,
      DOBDO(5 downto 0) => dout(5 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_full_fb_i_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => Q(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => ram_full_fb_i_reg,
      WEA(2) => ram_full_fb_i_reg,
      WEA(1) => ram_full_fb_i_reg,
      WEA(0) => ram_full_fb_i_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__compare__parameterized0\ is
  port (
    comp0 : out STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__compare__parameterized0\ : entity is "compare";
end \_xilinx_top__compare__parameterized0\;

architecture STRUCTURE of \_xilinx_top__compare__parameterized0\ is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_n_0\ : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => WR_PNTR_RD(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => WR_PNTR_RD(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => WR_PNTR_RD(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => WR_PNTR_RD(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp0,
      CO(0) => \gmux.gm[4].gms.ms_n_0\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => WR_PNTR_RD(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => WR_PNTR_RD(11),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__compare__parameterized0_28\ is
  port (
    comp0 : out STD_LOGIC;
    \wr_pntr_bin_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__compare__parameterized0_28\ : entity is "compare";
end \_xilinx_top__compare__parameterized0_28\;

architecture STRUCTURE of \_xilinx_top__compare__parameterized0_28\ is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_n_0\ : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \wr_pntr_bin_reg[11]\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \wr_pntr_bin_reg[11]\(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \wr_pntr_bin_reg[11]\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \wr_pntr_bin_reg[11]\(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \wr_pntr_bin_reg[11]\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \wr_pntr_bin_reg[11]\(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \wr_pntr_bin_reg[11]\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \wr_pntr_bin_reg[11]\(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp0,
      CO(0) => \gmux.gm[4].gms.ms_n_0\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \wr_pntr_bin_reg[11]\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \wr_pntr_bin_reg[11]\(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \wr_pntr_bin_reg[11]\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => \wr_pntr_bin_reg[11]\(11),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__compare__parameterized1\ is
  port (
    comp1 : out STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__compare__parameterized1\ : entity is "compare";
end \_xilinx_top__compare__parameterized1\;

architecture STRUCTURE of \_xilinx_top__compare__parameterized1\ is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_n_0\ : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(0),
      I1 => D(0),
      I2 => WR_PNTR_RD(1),
      I3 => D(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(2),
      I1 => D(2),
      I2 => WR_PNTR_RD(3),
      I3 => D(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(4),
      I1 => D(4),
      I2 => WR_PNTR_RD(5),
      I3 => D(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(6),
      I1 => D(6),
      I2 => WR_PNTR_RD(7),
      I3 => D(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => \gmux.gm[4].gms.ms_n_0\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(8),
      I1 => D(8),
      I2 => WR_PNTR_RD(9),
      I3 => D(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WR_PNTR_RD(10),
      I1 => D(10),
      I2 => WR_PNTR_RD(11),
      I3 => D(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__compare__parameterized1_29\ is
  port (
    comp1 : out STD_LOGIC;
    \wr_pntr_bin_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__compare__parameterized1_29\ : entity is "compare";
end \_xilinx_top__compare__parameterized1_29\;

architecture STRUCTURE of \_xilinx_top__compare__parameterized1_29\ is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_n_0\ : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \wr_pntr_bin_reg[11]\(0),
      I1 => D(0),
      I2 => \wr_pntr_bin_reg[11]\(1),
      I3 => D(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \wr_pntr_bin_reg[11]\(2),
      I1 => D(2),
      I2 => \wr_pntr_bin_reg[11]\(3),
      I3 => D(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \wr_pntr_bin_reg[11]\(4),
      I1 => D(4),
      I2 => \wr_pntr_bin_reg[11]\(5),
      I3 => D(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \wr_pntr_bin_reg[11]\(6),
      I1 => D(6),
      I2 => \wr_pntr_bin_reg[11]\(7),
      I3 => D(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => \gmux.gm[4].gms.ms_n_0\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \wr_pntr_bin_reg[11]\(8),
      I1 => D(8),
      I2 => \wr_pntr_bin_reg[11]\(9),
      I3 => D(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \wr_pntr_bin_reg[11]\(10),
      I1 => D(10),
      I2 => \wr_pntr_bin_reg[11]\(11),
      I3 => D(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__compare__parameterized2\ is
  port (
    comp1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__compare__parameterized2\ : entity is "compare";
end \_xilinx_top__compare__parameterized2\;

architecture STRUCTURE of \_xilinx_top__compare__parameterized2\ is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_n_0\ : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(0),
      I1 => RD_PNTR_WR(0),
      I2 => Q(1),
      I3 => RD_PNTR_WR(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(2),
      I1 => RD_PNTR_WR(2),
      I2 => Q(3),
      I3 => RD_PNTR_WR(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(4),
      I1 => RD_PNTR_WR(4),
      I2 => Q(5),
      I3 => RD_PNTR_WR(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(6),
      I1 => RD_PNTR_WR(6),
      I2 => Q(7),
      I3 => RD_PNTR_WR(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => \gmux.gm[4].gms.ms_n_0\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(8),
      I1 => RD_PNTR_WR(8),
      I2 => Q(9),
      I3 => RD_PNTR_WR(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(10),
      I1 => RD_PNTR_WR(10),
      I2 => Q(11),
      I3 => RD_PNTR_WR(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__compare__parameterized2_24\ is
  port (
    comp1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \rd_pntr_bin_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__compare__parameterized2_24\ : entity is "compare";
end \_xilinx_top__compare__parameterized2_24\;

architecture STRUCTURE of \_xilinx_top__compare__parameterized2_24\ is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_n_0\ : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(0),
      I1 => \rd_pntr_bin_reg[11]\(0),
      I2 => Q(1),
      I3 => \rd_pntr_bin_reg[11]\(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(2),
      I1 => \rd_pntr_bin_reg[11]\(2),
      I2 => Q(3),
      I3 => \rd_pntr_bin_reg[11]\(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(4),
      I1 => \rd_pntr_bin_reg[11]\(4),
      I2 => Q(5),
      I3 => \rd_pntr_bin_reg[11]\(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(6),
      I1 => \rd_pntr_bin_reg[11]\(6),
      I2 => Q(7),
      I3 => \rd_pntr_bin_reg[11]\(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp1,
      CO(0) => \gmux.gm[4].gms.ms_n_0\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(8),
      I1 => \rd_pntr_bin_reg[11]\(8),
      I2 => Q(9),
      I3 => \rd_pntr_bin_reg[11]\(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(10),
      I1 => \rd_pntr_bin_reg[11]\(10),
      I2 => Q(11),
      I3 => \rd_pntr_bin_reg[11]\(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__compare__parameterized3\ is
  port (
    comp2 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__compare__parameterized3\ : entity is "compare";
end \_xilinx_top__compare__parameterized3\;

architecture STRUCTURE of \_xilinx_top__compare__parameterized3\ is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_n_0\ : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(0),
      I1 => RD_PNTR_WR(0),
      I2 => D(1),
      I3 => RD_PNTR_WR(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(2),
      I1 => RD_PNTR_WR(2),
      I2 => D(3),
      I3 => RD_PNTR_WR(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(4),
      I1 => RD_PNTR_WR(4),
      I2 => D(5),
      I3 => RD_PNTR_WR(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(6),
      I1 => RD_PNTR_WR(6),
      I2 => D(7),
      I3 => RD_PNTR_WR(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp2,
      CO(0) => \gmux.gm[4].gms.ms_n_0\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(8),
      I1 => RD_PNTR_WR(8),
      I2 => D(9),
      I3 => RD_PNTR_WR(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(10),
      I1 => RD_PNTR_WR(10),
      I2 => D(11),
      I3 => RD_PNTR_WR(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__compare__parameterized3_25\ is
  port (
    comp2 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \rd_pntr_bin_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__compare__parameterized3_25\ : entity is "compare";
end \_xilinx_top__compare__parameterized3_25\;

architecture STRUCTURE of \_xilinx_top__compare__parameterized3_25\ is
  signal CI : STD_LOGIC;
  signal \gmux.gm[1].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[2].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[3].gms.ms_n_0\ : STD_LOGIC;
  signal \gmux.gm[4].gms.ms_n_0\ : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmux.gm[3].gms.ms_n_0\,
      CO(2) => \gmux.gm[2].gms.ms_n_0\,
      CO(1) => \gmux.gm[1].gms.ms_n_0\,
      CO(0) => CI,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(0),
      I1 => \rd_pntr_bin_reg[11]\(0),
      I2 => D(1),
      I3 => \rd_pntr_bin_reg[11]\(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(2),
      I1 => \rd_pntr_bin_reg[11]\(2),
      I2 => D(3),
      I3 => \rd_pntr_bin_reg[11]\(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(4),
      I1 => \rd_pntr_bin_reg[11]\(4),
      I2 => D(5),
      I3 => \rd_pntr_bin_reg[11]\(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(6),
      I1 => \rd_pntr_bin_reg[11]\(6),
      I2 => D(7),
      I3 => \rd_pntr_bin_reg[11]\(7),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmux.gm[3].gms.ms_n_0\,
      CO(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => comp2,
      CO(0) => \gmux.gm[4].gms.ms_n_0\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(8),
      I1 => \rd_pntr_bin_reg[11]\(8),
      I2 => D(9),
      I3 => \rd_pntr_bin_reg[11]\(9),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => D(10),
      I1 => \rd_pntr_bin_reg[11]\(10),
      I2 => D(11),
      I3 => \rd_pntr_bin_reg[11]\(11),
      O => v1_reg(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__rd_bin_cntr\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end \_xilinx_top__rd_bin_cntr\;

architecture STRUCTURE of \_xilinx_top__rd_bin_cntr\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rd_pntr_gc[2]_i_1\ : label is "soft_lutpair4";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(0),
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      O => D(0)
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      O => D(1)
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__rd_bin_cntr__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    I15 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \_xilinx_top__rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \_xilinx_top__rd_bin_cntr__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gc0.count[0]_i_5_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_gc[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rd_pntr_gc[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \rd_pntr_gc[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rd_pntr_gc[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \rd_pntr_gc[6]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rd_pntr_gc[7]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \rd_pntr_gc[8]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \rd_pntr_gc[9]_i_1\ : label is "soft_lutpair22";
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11 downto 0);
\gc0.count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gc0.count[0]_i_5_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(0),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(0)
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(10),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(10)
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(11),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(1),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(2),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(3),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(4),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(5),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(6),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(7),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(8),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(8)
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(9),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(9)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_7\,
      PRE => Q(0),
      Q => \^d\(0)
    );
\gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gc0.count[0]_i_5_n_0\
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[8]_i_1_n_5\,
      Q => \^d\(10)
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[8]_i_1_n_4\,
      Q => \^d\(11)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[0]_i_1_n_6\,
      Q => \^d\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[0]_i_1_n_5\,
      Q => \^d\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[0]_i_1_n_4\,
      Q => \^d\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[4]_i_1_n_7\,
      Q => \^d\(4)
    );
\gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[4]_i_1_n_6\,
      Q => \^d\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[4]_i_1_n_5\,
      Q => \^d\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[4]_i_1_n_4\,
      Q => \^d\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[8]_i_1_n_7\,
      Q => \^d\(8)
    );
\gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[8]_i_1_n_6\,
      Q => \^d\(9)
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(1),
      O => I15(0)
    );
\rd_pntr_gc[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(10),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11),
      O => I15(10)
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(2),
      O => I15(1)
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(2),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(3),
      O => I15(2)
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(3),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(4),
      O => I15(3)
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(4),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(5),
      O => I15(4)
    );
\rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(5),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(6),
      O => I15(5)
    );
\rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(6),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(7),
      O => I15(6)
    );
\rd_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(7),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(8),
      O => I15(7)
    );
\rd_pntr_gc[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(8),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(9),
      O => I15(8)
    );
\rd_pntr_gc[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(9),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(10),
      O => I15(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__rd_bin_cntr__parameterized0_27\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \rd_pntr_gc_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__rd_bin_cntr__parameterized0_27\ : entity is "rd_bin_cntr";
end \_xilinx_top__rd_bin_cntr__parameterized0_27\;

architecture STRUCTURE of \_xilinx_top__rd_bin_cntr__parameterized0_27\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gc0.count[0]_i_5_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_pntr_gc[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_pntr_gc[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rd_pntr_gc[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rd_pntr_gc[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rd_pntr_gc[5]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rd_pntr_gc[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rd_pntr_gc[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rd_pntr_gc[8]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rd_pntr_gc[9]_i_1\ : label is "soft_lutpair11";
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11 downto 0);
\gc0.count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gc0.count[0]_i_5_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(0),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(0)
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(10),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(10)
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(11),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(1),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(2),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(3),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(4),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(4)
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(5),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(5)
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(6),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(6)
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(7),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(7)
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(8),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(8)
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(9),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(9)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \gc0.count_reg[0]_i_1_n_7\,
      PRE => Q(0),
      Q => \^d\(0)
    );
\gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gc0.count[0]_i_5_n_0\
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[8]_i_1_n_5\,
      Q => \^d\(10)
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[8]_i_1_n_4\,
      Q => \^d\(11)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[0]_i_1_n_6\,
      Q => \^d\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[0]_i_1_n_5\,
      Q => \^d\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[0]_i_1_n_4\,
      Q => \^d\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[4]_i_1_n_7\,
      Q => \^d\(4)
    );
\gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[4]_i_1_n_6\,
      Q => \^d\(5)
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[4]_i_1_n_5\,
      Q => \^d\(6)
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[4]_i_1_n_4\,
      Q => \^d\(7)
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[8]_i_1_n_7\,
      Q => \^d\(8)
    );
\gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gc0.count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gc0.count_reg[8]_i_1_n_6\,
      Q => \^d\(9)
    );
\rd_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(1),
      O => \rd_pntr_gc_reg[10]\(0)
    );
\rd_pntr_gc[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(10),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11),
      O => \rd_pntr_gc_reg[10]\(10)
    );
\rd_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(2),
      O => \rd_pntr_gc_reg[10]\(1)
    );
\rd_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(2),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(3),
      O => \rd_pntr_gc_reg[10]\(2)
    );
\rd_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(3),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(4),
      O => \rd_pntr_gc_reg[10]\(3)
    );
\rd_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(4),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(5),
      O => \rd_pntr_gc_reg[10]\(4)
    );
\rd_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(5),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(6),
      O => \rd_pntr_gc_reg[10]\(5)
    );
\rd_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(6),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(7),
      O => \rd_pntr_gc_reg[10]\(6)
    );
\rd_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(7),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(8),
      O => \rd_pntr_gc_reg[10]\(7)
    );
\rd_pntr_gc[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(8),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(9),
      O => \rd_pntr_gc_reg[10]\(8)
    );
\rd_pntr_gc[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(9),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(10),
      O => \rd_pntr_gc_reg[10]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__rd_status_flags_as\ is
  port (
    empty : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC
  );
end \_xilinx_top__rd_status_flags_as\;

architecture STRUCTURE of \_xilinx_top__rd_status_flags_as\ is
  signal \^p_2_out\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  p_2_out <= \^p_2_out\;
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_2_out\,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => Q(0),
      Q => \^p_2_out\
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => Q(0),
      Q => empty
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__reset_blk_ramfifo\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end \_xilinx_top__reset_blk_ramfifo\;

architecture STRUCTURE of \_xilinx_top__reset_blk_ramfifo\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \out\ <= rst_d2;
  ram_full_i_reg <= rst_d3;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_2_out,
      I2 => rd_en,
      O => tmp_ram_rd_en
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => rd_rst_asreg_d1,
      D => '0',
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^q\(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^q\(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^q\(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => rst,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => rst,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_rst_asreg_d1,
      D => '0',
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__reset_blk_ramfifo_11\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__reset_blk_ramfifo_11\ : entity is "reset_blk_ramfifo";
end \_xilinx_top__reset_blk_ramfifo_11\;

architecture STRUCTURE of \_xilinx_top__reset_blk_ramfifo_11\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \out\ <= rst_d2;
  ram_full_i_reg <= rst_d3;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_2_out,
      I2 => rd_en,
      O => tmp_ram_rd_en
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => rd_rst_asreg_d1,
      D => '0',
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^q\(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^q\(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^q\(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => rst,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => rst,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => wr_rst_asreg_d1,
      D => '0',
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__reset_blk_ramfifo_34\ is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__reset_blk_ramfifo_34\ : entity is "reset_blk_ramfifo";
end \_xilinx_top__reset_blk_ramfifo_34\;

architecture STRUCTURE of \_xilinx_top__reset_blk_ramfifo_34\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_asreg_d1 : STD_LOGIC;
  signal rd_rst_asreg_d2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_asreg_d1 : STD_LOGIC;
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \out\ <= rst_d2;
  ram_full_fb_i_reg <= rst_d3;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_2_out,
      I2 => rd_en,
      O => tmp_ram_rd_en
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1,
      PRE => rst,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d2,
      PRE => rst,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg,
      Q => rd_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_asreg_d1,
      Q => rd_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => rd_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^q\(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^q\(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => \^q\(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => rst,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => rst,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d1,
      O => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => \gic0.gc0.count_reg[0]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__synchronizer_ff\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end \_xilinx_top__synchronizer_ff\;

architecture STRUCTURE of \_xilinx_top__synchronizer_ff\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
begin
  D(3 downto 0) <= Q_reg(3 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__synchronizer_ff_35\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__synchronizer_ff_35\ : entity is "synchronizer_ff";
end \_xilinx_top__synchronizer_ff_35\;

architecture STRUCTURE of \_xilinx_top__synchronizer_ff_35\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
begin
  D(3 downto 0) <= Q_reg(3 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__synchronizer_ff_36\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__synchronizer_ff_36\ : entity is "synchronizer_ff";
end \_xilinx_top__synchronizer_ff_36\;

architecture STRUCTURE of \_xilinx_top__synchronizer_ff_36\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
begin
  \out\(3 downto 0) <= Q_reg(3 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[3]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[3]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[3]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \Q_reg_reg[3]_0\(3),
      Q => Q_reg(3)
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(3),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__synchronizer_ff_37\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_reg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__synchronizer_ff_37\ : entity is "synchronizer_ff";
end \_xilinx_top__synchronizer_ff_37\;

architecture STRUCTURE of \_xilinx_top__synchronizer_ff_37\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
begin
  \out\(3 downto 0) <= Q_reg(3 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[3]_0\(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[3]_0\(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[3]_0\(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \Q_reg_reg[3]_0\(3),
      Q => Q_reg(3)
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(2),
      I1 => Q_reg(3),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__synchronizer_ff__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__synchronizer_ff__parameterized0\ : entity is "synchronizer_ff";
end \_xilinx_top__synchronizer_ff__parameterized0\;

architecture STRUCTURE of \_xilinx_top__synchronizer_ff__parameterized0\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[11]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[11]\ : label is "yes";
  attribute msgon of \Q_reg_reg[11]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  D(11 downto 0) <= Q_reg(11 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(11),
      Q => Q_reg(11)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(9),
      Q => Q_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__synchronizer_ff__parameterized0_30\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__synchronizer_ff__parameterized0_30\ : entity is "synchronizer_ff";
end \_xilinx_top__synchronizer_ff__parameterized0_30\;

architecture STRUCTURE of \_xilinx_top__synchronizer_ff__parameterized0_30\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[11]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[11]\ : label is "yes";
  attribute msgon of \Q_reg_reg[11]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  D(11 downto 0) <= Q_reg(11 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(11),
      Q => Q_reg(11)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(9),
      Q => Q_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__synchronizer_ff__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__synchronizer_ff__parameterized1\ : entity is "synchronizer_ff";
end \_xilinx_top__synchronizer_ff__parameterized1\;

architecture STRUCTURE of \_xilinx_top__synchronizer_ff__parameterized1\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[11]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[11]\ : label is "yes";
  attribute msgon of \Q_reg_reg[11]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  D(11 downto 0) <= Q_reg(11 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(11),
      Q => Q_reg(11)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(9),
      Q => Q_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__synchronizer_ff__parameterized1_31\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__synchronizer_ff__parameterized1_31\ : entity is "synchronizer_ff";
end \_xilinx_top__synchronizer_ff__parameterized1_31\;

architecture STRUCTURE of \_xilinx_top__synchronizer_ff__parameterized1_31\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[11]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[11]\ : label is "yes";
  attribute msgon of \Q_reg_reg[11]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  D(11 downto 0) <= Q_reg(11 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(11),
      Q => Q_reg(11)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => Q(9),
      Q => Q_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__synchronizer_ff__parameterized2\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__synchronizer_ff__parameterized2\ : entity is "synchronizer_ff";
end \_xilinx_top__synchronizer_ff__parameterized2\;

architecture STRUCTURE of \_xilinx_top__synchronizer_ff__parameterized2\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \wr_pntr_bin[0]_i_2_n_0\ : STD_LOGIC;
  signal \wr_pntr_bin[1]_i_2_n_0\ : STD_LOGIC;
  signal \^wr_pntr_bin_reg[10]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[11]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[11]\ : label is "yes";
  attribute msgon of \Q_reg_reg[11]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  \out\(0) <= Q_reg(11);
  \wr_pntr_bin_reg[10]\(10 downto 0) <= \^wr_pntr_bin_reg[10]\(10 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(11),
      Q => Q_reg(11)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(9),
      Q => Q_reg(9)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \wr_pntr_bin[0]_i_2_n_0\,
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => Q_reg(2),
      I4 => \^wr_pntr_bin_reg[10]\(6),
      O => \^wr_pntr_bin_reg[10]\(0)
    );
\wr_pntr_bin[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(3),
      I2 => Q_reg(5),
      O => \wr_pntr_bin[0]_i_2_n_0\
    );
\wr_pntr_bin[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(11),
      O => \^wr_pntr_bin_reg[10]\(10)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \wr_pntr_bin[1]_i_2_n_0\,
      I1 => Q_reg(6),
      I2 => Q_reg(2),
      I3 => Q_reg(1),
      I4 => Q_reg(3),
      I5 => \^wr_pntr_bin_reg[10]\(7),
      O => \^wr_pntr_bin_reg[10]\(1)
    );
\wr_pntr_bin[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \wr_pntr_bin[1]_i_2_n_0\
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(6),
      I2 => Q_reg(3),
      I3 => Q_reg(2),
      I4 => Q_reg(4),
      I5 => \^wr_pntr_bin_reg[10]\(7),
      O => \^wr_pntr_bin_reg[10]\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(7),
      I2 => Q_reg(4),
      I3 => Q_reg(3),
      I4 => Q_reg(5),
      I5 => \^wr_pntr_bin_reg[10]\(8),
      O => \^wr_pntr_bin_reg[10]\(3)
    );
\wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(7),
      I2 => Q_reg(4),
      I3 => Q_reg(5),
      I4 => \^wr_pntr_bin_reg[10]\(8),
      O => \^wr_pntr_bin_reg[10]\(4)
    );
\wr_pntr_bin[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(8),
      I2 => Q_reg(5),
      I3 => Q_reg(6),
      I4 => \^wr_pntr_bin_reg[10]\(9),
      O => \^wr_pntr_bin_reg[10]\(5)
    );
\wr_pntr_bin[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(6),
      I2 => Q_reg(7),
      I3 => Q_reg(11),
      I4 => Q_reg(9),
      I5 => Q_reg(10),
      O => \^wr_pntr_bin_reg[10]\(6)
    );
\wr_pntr_bin[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(9),
      I1 => Q_reg(7),
      I2 => Q_reg(8),
      I3 => Q_reg(11),
      I4 => Q_reg(10),
      O => \^wr_pntr_bin_reg[10]\(7)
    );
\wr_pntr_bin[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(9),
      I1 => Q_reg(8),
      I2 => Q_reg(11),
      I3 => Q_reg(10),
      O => \^wr_pntr_bin_reg[10]\(8)
    );
\wr_pntr_bin[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(9),
      I2 => Q_reg(11),
      O => \^wr_pntr_bin_reg[10]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__synchronizer_ff__parameterized2_32\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_pntr_bin_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__synchronizer_ff__parameterized2_32\ : entity is "synchronizer_ff";
end \_xilinx_top__synchronizer_ff__parameterized2_32\;

architecture STRUCTURE of \_xilinx_top__synchronizer_ff__parameterized2_32\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \wr_pntr_bin[0]_i_2_n_0\ : STD_LOGIC;
  signal \wr_pntr_bin[1]_i_2_n_0\ : STD_LOGIC;
  signal \^wr_pntr_bin_reg[10]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[11]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[11]\ : label is "yes";
  attribute msgon of \Q_reg_reg[11]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  \out\(0) <= Q_reg(11);
  \wr_pntr_bin_reg[10]\(10 downto 0) <= \^wr_pntr_bin_reg[10]\(10 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(11),
      Q => Q_reg(11)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(9),
      Q => Q_reg(9)
    );
\wr_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \wr_pntr_bin[0]_i_2_n_0\,
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => Q_reg(2),
      I4 => \^wr_pntr_bin_reg[10]\(6),
      O => \^wr_pntr_bin_reg[10]\(0)
    );
\wr_pntr_bin[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(3),
      I2 => Q_reg(5),
      O => \wr_pntr_bin[0]_i_2_n_0\
    );
\wr_pntr_bin[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(11),
      O => \^wr_pntr_bin_reg[10]\(10)
    );
\wr_pntr_bin[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \wr_pntr_bin[1]_i_2_n_0\,
      I1 => Q_reg(6),
      I2 => Q_reg(2),
      I3 => Q_reg(1),
      I4 => Q_reg(3),
      I5 => \^wr_pntr_bin_reg[10]\(7),
      O => \^wr_pntr_bin_reg[10]\(1)
    );
\wr_pntr_bin[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \wr_pntr_bin[1]_i_2_n_0\
    );
\wr_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(6),
      I2 => Q_reg(3),
      I3 => Q_reg(2),
      I4 => Q_reg(4),
      I5 => \^wr_pntr_bin_reg[10]\(7),
      O => \^wr_pntr_bin_reg[10]\(2)
    );
\wr_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(7),
      I2 => Q_reg(4),
      I3 => Q_reg(3),
      I4 => Q_reg(5),
      I5 => \^wr_pntr_bin_reg[10]\(8),
      O => \^wr_pntr_bin_reg[10]\(3)
    );
\wr_pntr_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(7),
      I2 => Q_reg(4),
      I3 => Q_reg(5),
      I4 => \^wr_pntr_bin_reg[10]\(8),
      O => \^wr_pntr_bin_reg[10]\(4)
    );
\wr_pntr_bin[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(8),
      I2 => Q_reg(5),
      I3 => Q_reg(6),
      I4 => \^wr_pntr_bin_reg[10]\(9),
      O => \^wr_pntr_bin_reg[10]\(5)
    );
\wr_pntr_bin[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(6),
      I2 => Q_reg(7),
      I3 => Q_reg(11),
      I4 => Q_reg(9),
      I5 => Q_reg(10),
      O => \^wr_pntr_bin_reg[10]\(6)
    );
\wr_pntr_bin[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(9),
      I1 => Q_reg(7),
      I2 => Q_reg(8),
      I3 => Q_reg(11),
      I4 => Q_reg(10),
      O => \^wr_pntr_bin_reg[10]\(7)
    );
\wr_pntr_bin[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(9),
      I1 => Q_reg(8),
      I2 => Q_reg(11),
      I3 => Q_reg(10),
      O => \^wr_pntr_bin_reg[10]\(8)
    );
\wr_pntr_bin[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(9),
      I2 => Q_reg(11),
      O => \^wr_pntr_bin_reg[10]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__synchronizer_ff__parameterized3\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__synchronizer_ff__parameterized3\ : entity is "synchronizer_ff";
end \_xilinx_top__synchronizer_ff__parameterized3\;

architecture STRUCTURE of \_xilinx_top__synchronizer_ff__parameterized3\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \rd_pntr_bin[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_pntr_bin[1]_i_2_n_0\ : STD_LOGIC;
  signal \^rd_pntr_bin_reg[10]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[11]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[11]\ : label is "yes";
  attribute msgon of \Q_reg_reg[11]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  \out\(0) <= Q_reg(11);
  \rd_pntr_bin_reg[10]\(10 downto 0) <= \^rd_pntr_bin_reg[10]\(10 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(11),
      Q => Q_reg(11)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(9),
      Q => Q_reg(9)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \rd_pntr_bin[0]_i_2_n_0\,
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => Q_reg(2),
      I4 => \^rd_pntr_bin_reg[10]\(6),
      O => \^rd_pntr_bin_reg[10]\(0)
    );
\rd_pntr_bin[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(3),
      I2 => Q_reg(5),
      O => \rd_pntr_bin[0]_i_2_n_0\
    );
\rd_pntr_bin[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(11),
      O => \^rd_pntr_bin_reg[10]\(10)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \rd_pntr_bin[1]_i_2_n_0\,
      I1 => Q_reg(6),
      I2 => Q_reg(2),
      I3 => Q_reg(1),
      I4 => Q_reg(3),
      I5 => \^rd_pntr_bin_reg[10]\(7),
      O => \^rd_pntr_bin_reg[10]\(1)
    );
\rd_pntr_bin[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \rd_pntr_bin[1]_i_2_n_0\
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(6),
      I2 => Q_reg(3),
      I3 => Q_reg(2),
      I4 => Q_reg(4),
      I5 => \^rd_pntr_bin_reg[10]\(7),
      O => \^rd_pntr_bin_reg[10]\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(7),
      I2 => Q_reg(4),
      I3 => Q_reg(3),
      I4 => Q_reg(5),
      I5 => \^rd_pntr_bin_reg[10]\(8),
      O => \^rd_pntr_bin_reg[10]\(3)
    );
\rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(7),
      I2 => Q_reg(4),
      I3 => Q_reg(5),
      I4 => \^rd_pntr_bin_reg[10]\(8),
      O => \^rd_pntr_bin_reg[10]\(4)
    );
\rd_pntr_bin[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(8),
      I2 => Q_reg(5),
      I3 => Q_reg(6),
      I4 => \^rd_pntr_bin_reg[10]\(9),
      O => \^rd_pntr_bin_reg[10]\(5)
    );
\rd_pntr_bin[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(6),
      I2 => Q_reg(7),
      I3 => Q_reg(11),
      I4 => Q_reg(9),
      I5 => Q_reg(10),
      O => \^rd_pntr_bin_reg[10]\(6)
    );
\rd_pntr_bin[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(9),
      I1 => Q_reg(7),
      I2 => Q_reg(8),
      I3 => Q_reg(11),
      I4 => Q_reg(10),
      O => \^rd_pntr_bin_reg[10]\(7)
    );
\rd_pntr_bin[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(9),
      I1 => Q_reg(8),
      I2 => Q_reg(11),
      I3 => Q_reg(10),
      O => \^rd_pntr_bin_reg[10]\(8)
    );
\rd_pntr_bin[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(9),
      I2 => Q_reg(11),
      O => \^rd_pntr_bin_reg[10]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__synchronizer_ff__parameterized3_33\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__synchronizer_ff__parameterized3_33\ : entity is "synchronizer_ff";
end \_xilinx_top__synchronizer_ff__parameterized3_33\;

architecture STRUCTURE of \_xilinx_top__synchronizer_ff__parameterized3_33\ is
  signal Q_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  signal \rd_pntr_bin[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_pntr_bin[1]_i_2_n_0\ : STD_LOGIC;
  signal \^rd_pntr_bin_reg[10]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[10]\ : label is "yes";
  attribute msgon of \Q_reg_reg[10]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[11]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[11]\ : label is "yes";
  attribute msgon of \Q_reg_reg[11]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[1]\ : label is "yes";
  attribute msgon of \Q_reg_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[2]\ : label is "yes";
  attribute msgon of \Q_reg_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[3]\ : label is "yes";
  attribute msgon of \Q_reg_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[4]\ : label is "yes";
  attribute msgon of \Q_reg_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[5]\ : label is "yes";
  attribute msgon of \Q_reg_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[6]\ : label is "yes";
  attribute msgon of \Q_reg_reg[6]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[7]\ : label is "yes";
  attribute msgon of \Q_reg_reg[7]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[8]\ : label is "yes";
  attribute msgon of \Q_reg_reg[8]\ : label is "true";
  attribute ASYNC_REG_boolean of \Q_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \Q_reg_reg[9]\ : label is "yes";
  attribute msgon of \Q_reg_reg[9]\ : label is "true";
begin
  \out\(0) <= Q_reg(11);
  \rd_pntr_bin_reg[10]\(10 downto 0) <= \^rd_pntr_bin_reg[10]\(10 downto 0);
\Q_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(0),
      Q => Q_reg(0)
    );
\Q_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(10),
      Q => Q_reg(10)
    );
\Q_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(11),
      Q => Q_reg(11)
    );
\Q_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(1),
      Q => Q_reg(1)
    );
\Q_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(2),
      Q => Q_reg(2)
    );
\Q_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(3),
      Q => Q_reg(3)
    );
\Q_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(4),
      Q => Q_reg(4)
    );
\Q_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(5),
      Q => Q_reg(5)
    );
\Q_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(6),
      Q => Q_reg(6)
    );
\Q_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(7),
      Q => Q_reg(7)
    );
\Q_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(8),
      Q => Q_reg(8)
    );
\Q_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(9),
      Q => Q_reg(9)
    );
\rd_pntr_bin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \rd_pntr_bin[0]_i_2_n_0\,
      I1 => Q_reg(1),
      I2 => Q_reg(0),
      I3 => Q_reg(2),
      I4 => \^rd_pntr_bin_reg[10]\(6),
      O => \^rd_pntr_bin_reg[10]\(0)
    );
\rd_pntr_bin[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(3),
      I2 => Q_reg(5),
      O => \rd_pntr_bin[0]_i_2_n_0\
    );
\rd_pntr_bin[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(11),
      O => \^rd_pntr_bin_reg[10]\(10)
    );
\rd_pntr_bin[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \rd_pntr_bin[1]_i_2_n_0\,
      I1 => Q_reg(6),
      I2 => Q_reg(2),
      I3 => Q_reg(1),
      I4 => Q_reg(3),
      I5 => \^rd_pntr_bin_reg[10]\(7),
      O => \^rd_pntr_bin_reg[10]\(1)
    );
\rd_pntr_bin[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q_reg(4),
      I1 => Q_reg(5),
      O => \rd_pntr_bin[1]_i_2_n_0\
    );
\rd_pntr_bin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(5),
      I1 => Q_reg(6),
      I2 => Q_reg(3),
      I3 => Q_reg(2),
      I4 => Q_reg(4),
      I5 => \^rd_pntr_bin_reg[10]\(7),
      O => \^rd_pntr_bin_reg[10]\(2)
    );
\rd_pntr_bin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(7),
      I2 => Q_reg(4),
      I3 => Q_reg(3),
      I4 => Q_reg(5),
      I5 => \^rd_pntr_bin_reg[10]\(8),
      O => \^rd_pntr_bin_reg[10]\(3)
    );
\rd_pntr_bin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(6),
      I1 => Q_reg(7),
      I2 => Q_reg(4),
      I3 => Q_reg(5),
      I4 => \^rd_pntr_bin_reg[10]\(8),
      O => \^rd_pntr_bin_reg[10]\(4)
    );
\rd_pntr_bin[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(7),
      I1 => Q_reg(8),
      I2 => Q_reg(5),
      I3 => Q_reg(6),
      I4 => \^rd_pntr_bin_reg[10]\(9),
      O => \^rd_pntr_bin_reg[10]\(5)
    );
\rd_pntr_bin[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q_reg(8),
      I1 => Q_reg(6),
      I2 => Q_reg(7),
      I3 => Q_reg(11),
      I4 => Q_reg(9),
      I5 => Q_reg(10),
      O => \^rd_pntr_bin_reg[10]\(6)
    );
\rd_pntr_bin[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q_reg(9),
      I1 => Q_reg(7),
      I2 => Q_reg(8),
      I3 => Q_reg(11),
      I4 => Q_reg(10),
      O => \^rd_pntr_bin_reg[10]\(7)
    );
\rd_pntr_bin[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q_reg(9),
      I1 => Q_reg(8),
      I2 => Q_reg(11),
      I3 => Q_reg(10),
      O => \^rd_pntr_bin_reg[10]\(8)
    );
\rd_pntr_bin[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q_reg(10),
      I1 => Q_reg(9),
      I2 => Q_reg(11),
      O => \^rd_pntr_bin_reg[10]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__wr_bin_cntr\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end \_xilinx_top__wr_bin_cntr\;

architecture STRUCTURE of \_xilinx_top__wr_bin_cntr\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gic0.gc0.count_d2_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair5";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gic0.gc0.count_d2_reg[3]_0\(3 downto 0) <= \^gic0.gc0.count_d2_reg[3]_0\(3 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\(0),
      Q => \^gic0.gc0.count_d2_reg[3]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d2_reg[3]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\(0),
      D => \^q\(2),
      Q => \^gic0.gc0.count_d2_reg[3]_0\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\(0),
      D => \^q\(3),
      Q => \^gic0.gc0.count_d2_reg[3]_0\(3)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\(0),
      D => \^gic0.gc0.count_d2_reg[3]_0\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\(0),
      D => \^gic0.gc0.count_d2_reg[3]_0\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\(0),
      D => \^gic0.gc0.count_d2_reg[3]_0\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\(0),
      D => \^gic0.gc0.count_d2_reg[3]_0\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__wr_bin_cntr__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gic0.gc0.count_d2_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_0_in10_out : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \_xilinx_top__wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \_xilinx_top__wr_bin_cntr__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gic0.gc0.count[0]_i_5_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d2_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gic0.gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \wr_pntr_gc[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wr_pntr_gc[5]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wr_pntr_gc[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \wr_pntr_gc[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \wr_pntr_gc[8]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \wr_pntr_gc[9]_i_1\ : label is "soft_lutpair27";
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11 downto 0);
  \gic0.gc0.count_d2_reg[11]_0\(11 downto 0) <= \^gic0.gc0.count_d2_reg[11]_0\(11 downto 0);
\gic0.gc0.count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gic0.gc0.count[0]_i_5_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^d\(0),
      PRE => Q(0),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(0)
    );
\gic0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(10),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(10)
    );
\gic0.gc0.count_d1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(11),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(11)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(1),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(2),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(3),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(4),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(5),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(6),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(7),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(7)
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(8),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(8)
    );
\gic0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(9),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(9)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(0),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(0)
    );
\gic0.gc0.count_d2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(10),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(10)
    );
\gic0.gc0.count_d2_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(11),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(1),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(2),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(3),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(4),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(5),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(6),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(7),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(7)
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(8),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(8)
    );
\gic0.gc0.count_d2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(9),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(9)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[0]_i_1_n_7\,
      Q => \^d\(0)
    );
\gic0.gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gic0.gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gic0.gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gic0.gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gic0.gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gic0.gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gic0.gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gic0.gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gic0.gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gic0.gc0.count[0]_i_5_n_0\
    );
\gic0.gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[8]_i_1_n_5\,
      Q => \^d\(10)
    );
\gic0.gc0.count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[8]_i_1_n_4\,
      Q => \^d\(11)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gic0.gc0.count_reg[0]_i_1_n_6\,
      PRE => Q(0),
      Q => \^d\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[0]_i_1_n_5\,
      Q => \^d\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[0]_i_1_n_4\,
      Q => \^d\(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[4]_i_1_n_7\,
      Q => \^d\(4)
    );
\gic0.gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gic0.gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gic0.gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gic0.gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gic0.gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gic0.gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gic0.gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gic0.gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gic0.gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gic0.gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[4]_i_1_n_6\,
      Q => \^d\(5)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[4]_i_1_n_5\,
      Q => \^d\(6)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[4]_i_1_n_4\,
      Q => \^d\(7)
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[8]_i_1_n_7\,
      Q => \^d\(8)
    );
\gic0.gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gic0.gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gic0.gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gic0.gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gic0.gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gic0.gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gic0.gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gic0.gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gic0.gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gic0.gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[8]_i_1_n_6\,
      Q => \^d\(9)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(1),
      O => p_0_in10_out(0)
    );
\wr_pntr_gc[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(10),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11),
      O => p_0_in10_out(10)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(2),
      O => p_0_in10_out(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(2),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(3),
      O => p_0_in10_out(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(3),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(4),
      O => p_0_in10_out(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(4),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(5),
      O => p_0_in10_out(4)
    );
\wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(5),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(6),
      O => p_0_in10_out(5)
    );
\wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(6),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(7),
      O => p_0_in10_out(6)
    );
\wr_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(7),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(8),
      O => p_0_in10_out(7)
    );
\wr_pntr_gc[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(8),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(9),
      O => p_0_in10_out(8)
    );
\wr_pntr_gc[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(9),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(10),
      O => p_0_in10_out(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__wr_bin_cntr__parameterized0_23\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gic0.gc0.count_d2_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \wr_pntr_gc_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__wr_bin_cntr__parameterized0_23\ : entity is "wr_bin_cntr";
end \_xilinx_top__wr_bin_cntr__parameterized0_23\;

architecture STRUCTURE of \_xilinx_top__wr_bin_cntr__parameterized0_23\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gic0.gc0.count[0]_i_5_n_0\ : STD_LOGIC;
  signal \^gic0.gc0.count_d2_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gic0.gc0.count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gic0.gc0.count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_pntr_gc[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \wr_pntr_gc[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \wr_pntr_gc[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \wr_pntr_gc[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \wr_pntr_gc[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \wr_pntr_gc[7]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \wr_pntr_gc[8]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \wr_pntr_gc[9]_i_1\ : label is "soft_lutpair16";
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11 downto 0);
  \gic0.gc0.count_d2_reg[11]_0\(11 downto 0) <= \^gic0.gc0.count_d2_reg[11]_0\(11 downto 0);
\gic0.gc0.count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \gic0.gc0.count[0]_i_5_n_0\
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^d\(0),
      PRE => Q(0),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(0)
    );
\gic0.gc0.count_d1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(10),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(10)
    );
\gic0.gc0.count_d1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(11),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(11)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(1),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(2),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(3),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(4),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(4)
    );
\gic0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(5),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(5)
    );
\gic0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(6),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(6)
    );
\gic0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(7),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(7)
    );
\gic0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(8),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(8)
    );
\gic0.gc0.count_d1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^d\(9),
      Q => \^gic0.gc0.count_d2_reg[11]_0\(9)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(0),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(0)
    );
\gic0.gc0.count_d2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(10),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(10)
    );
\gic0.gc0.count_d2_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(11),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(1),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(2),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(3),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(4),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(4)
    );
\gic0.gc0.count_d2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(5),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(5)
    );
\gic0.gc0.count_d2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(6),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(6)
    );
\gic0.gc0.count_d2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(7),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(7)
    );
\gic0.gc0.count_d2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(8),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(8)
    );
\gic0.gc0.count_d2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \^gic0.gc0.count_d2_reg[11]_0\(9),
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(9)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[0]_i_1_n_7\,
      Q => \^d\(0)
    );
\gic0.gc0.count_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gic0.gc0.count_reg[0]_i_1_n_0\,
      CO(2) => \gic0.gc0.count_reg[0]_i_1_n_1\,
      CO(1) => \gic0.gc0.count_reg[0]_i_1_n_2\,
      CO(0) => \gic0.gc0.count_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \gic0.gc0.count_reg[0]_i_1_n_4\,
      O(2) => \gic0.gc0.count_reg[0]_i_1_n_5\,
      O(1) => \gic0.gc0.count_reg[0]_i_1_n_6\,
      O(0) => \gic0.gc0.count_reg[0]_i_1_n_7\,
      S(3 downto 1) => \^d\(3 downto 1),
      S(0) => \gic0.gc0.count[0]_i_5_n_0\
    );
\gic0.gc0.count_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[8]_i_1_n_5\,
      Q => \^d\(10)
    );
\gic0.gc0.count_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[8]_i_1_n_4\,
      Q => \^d\(11)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gic0.gc0.count_reg[0]_i_1_n_6\,
      PRE => Q(0),
      Q => \^d\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[0]_i_1_n_5\,
      Q => \^d\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[0]_i_1_n_4\,
      Q => \^d\(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[4]_i_1_n_7\,
      Q => \^d\(4)
    );
\gic0.gc0.count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gic0.gc0.count_reg[0]_i_1_n_0\,
      CO(3) => \gic0.gc0.count_reg[4]_i_1_n_0\,
      CO(2) => \gic0.gc0.count_reg[4]_i_1_n_1\,
      CO(1) => \gic0.gc0.count_reg[4]_i_1_n_2\,
      CO(0) => \gic0.gc0.count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gic0.gc0.count_reg[4]_i_1_n_4\,
      O(2) => \gic0.gc0.count_reg[4]_i_1_n_5\,
      O(1) => \gic0.gc0.count_reg[4]_i_1_n_6\,
      O(0) => \gic0.gc0.count_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^d\(7 downto 4)
    );
\gic0.gc0.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[4]_i_1_n_6\,
      Q => \^d\(5)
    );
\gic0.gc0.count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[4]_i_1_n_5\,
      Q => \^d\(6)
    );
\gic0.gc0.count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[4]_i_1_n_4\,
      Q => \^d\(7)
    );
\gic0.gc0.count_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[8]_i_1_n_7\,
      Q => \^d\(8)
    );
\gic0.gc0.count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gic0.gc0.count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_gic0.gc0.count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gic0.gc0.count_reg[8]_i_1_n_1\,
      CO(1) => \gic0.gc0.count_reg[8]_i_1_n_2\,
      CO(0) => \gic0.gc0.count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gic0.gc0.count_reg[8]_i_1_n_4\,
      O(2) => \gic0.gc0.count_reg[8]_i_1_n_5\,
      O(1) => \gic0.gc0.count_reg[8]_i_1_n_6\,
      O(0) => \gic0.gc0.count_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^d\(11 downto 8)
    );
\gic0.gc0.count_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => Q(0),
      D => \gic0.gc0.count_reg[8]_i_1_n_6\,
      Q => \^d\(9)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(1),
      O => \wr_pntr_gc_reg[10]\(0)
    );
\wr_pntr_gc[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(10),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11),
      O => \wr_pntr_gc_reg[10]\(10)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(1),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(2),
      O => \wr_pntr_gc_reg[10]\(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(2),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(3),
      O => \wr_pntr_gc_reg[10]\(2)
    );
\wr_pntr_gc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(3),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(4),
      O => \wr_pntr_gc_reg[10]\(3)
    );
\wr_pntr_gc[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(4),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(5),
      O => \wr_pntr_gc_reg[10]\(4)
    );
\wr_pntr_gc[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(5),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(6),
      O => \wr_pntr_gc_reg[10]\(5)
    );
\wr_pntr_gc[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(6),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(7),
      O => \wr_pntr_gc_reg[10]\(6)
    );
\wr_pntr_gc[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(7),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(8),
      O => \wr_pntr_gc_reg[10]\(7)
    );
\wr_pntr_gc[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(8),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(9),
      O => \wr_pntr_gc_reg[10]\(8)
    );
\wr_pntr_gc[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(9),
      I1 => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(10),
      O => \wr_pntr_gc_reg[10]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__wr_status_flags_as\ is
  port (
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    ram_full_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end \_xilinx_top__wr_status_flags_as\;

architecture STRUCTURE of \_xilinx_top__wr_status_flags_as\ is
  signal ram_full_fb : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => \out\,
      Q => ram_full_fb
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_full_fb,
      I1 => wr_en,
      I2 => Q(0),
      I3 => \rd_pntr_bin_reg[3]\(0),
      O => ram_full_fb_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => \out\,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_prim_width\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end \_xilinx_top__blk_mem_gen_prim_width\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_prim_width\ is
begin
\prim_noinit.ram\: entity work.\_xilinx_top__blk_mem_gen_prim_wrapper\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_prim_width__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \_xilinx_top__blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\_xilinx_top__blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      Q(0) => Q(0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_prim_width__parameterized0_16\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_prim_width__parameterized0_16\ : entity is "blk_mem_gen_prim_width";
end \_xilinx_top__blk_mem_gen_prim_width__parameterized0_16\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_prim_width__parameterized0_16\ is
begin
\prim_noinit.ram\: entity work.\_xilinx_top__blk_mem_gen_prim_wrapper__parameterized0_21\
     port map (
      Q(0) => Q(0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_prim_width__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \_xilinx_top__blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\_xilinx_top__blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      Q(0) => Q(0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_prim_width__parameterized1_17\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_prim_width__parameterized1_17\ : entity is "blk_mem_gen_prim_width";
end \_xilinx_top__blk_mem_gen_prim_width__parameterized1_17\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_prim_width__parameterized1_17\ is
begin
\prim_noinit.ram\: entity work.\_xilinx_top__blk_mem_gen_prim_wrapper__parameterized1_20\
     port map (
      Q(0) => Q(0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_prim_width__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \_xilinx_top__blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\_xilinx_top__blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      Q(0) => Q(0),
      din(5 downto 0) => din(5 downto 0),
      dout(5 downto 0) => dout(5 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_prim_width__parameterized2_18\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_prim_width__parameterized2_18\ : entity is "blk_mem_gen_prim_width";
end \_xilinx_top__blk_mem_gen_prim_width__parameterized2_18\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_prim_width__parameterized2_18\ is
begin
\prim_noinit.ram\: entity work.\_xilinx_top__blk_mem_gen_prim_wrapper__parameterized2_19\
     port map (
      Q(0) => Q(0),
      din(5 downto 0) => din(5 downto 0),
      dout(5 downto 0) => dout(5 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__clk_x_pntrs\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_i : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    \gic0.gc0.count_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end \_xilinx_top__clk_x_pntrs\;

architecture STRUCTURE of \_xilinx_top__clk_x_pntrs\ is
  signal \gsync_stage[2].wr_stg_inst_n_4\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in0_inferred__2_n_0\ : STD_LOGIC;
  signal \p_0_in0_inferred__3_n_0\ : STD_LOGIC;
  signal p_0_in2_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_22_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_2_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_i_i_5_n_0 : STD_LOGIC;
  signal \^ram_full_fb_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_4_n_0 : STD_LOGIC;
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of p_0_in0 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \p_0_in0_inferred__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \p_0_in0_inferred__2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \p_0_in0_inferred__3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \wr_pntr_gc[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \wr_pntr_gc[2]_i_1\ : label is "soft_lutpair2";
begin
  ram_full_fb_i_reg(0) <= \^ram_full_fb_i_reg\(0);
\gsync_stage[1].rd_stg_inst\: entity work.\_xilinx_top__synchronizer_ff\
     port map (
      D(3 downto 0) => p_3_out(3 downto 0),
      Q(3 downto 0) => wr_pntr_gc(3 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.\_xilinx_top__synchronizer_ff_35\
     port map (
      D(3 downto 0) => p_2_out_0(3 downto 0),
      Q(3 downto 0) => rd_pntr_gc(3 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      wr_clk => wr_clk
    );
\gsync_stage[2].rd_stg_inst\: entity work.\_xilinx_top__synchronizer_ff_36\
     port map (
      D(0) => p_0_in(2),
      \Q_reg_reg[3]_0\(3 downto 0) => p_3_out(3 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(3 downto 0) => p_1_out(3 downto 0),
      rd_clk => rd_clk
    );
\gsync_stage[2].wr_stg_inst\: entity work.\_xilinx_top__synchronizer_ff_37\
     port map (
      D(0) => \gsync_stage[2].wr_stg_inst_n_4\,
      \Q_reg_reg[3]_0\(3 downto 0) => p_2_out_0(3 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      \out\(3 downto 0) => p_0_out(3 downto 0),
      wr_clk => wr_clk
    );
p_0_in0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_out(1),
      I1 => p_1_out(0),
      I2 => p_1_out(3),
      I3 => p_1_out(2),
      O => p_0_in(0)
    );
\p_0_in0_inferred__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_out(2),
      I1 => p_1_out(1),
      I2 => p_1_out(3),
      O => p_0_in(1)
    );
\p_0_in0_inferred__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_out(1),
      I1 => p_0_out(0),
      I2 => p_0_out(3),
      I3 => p_0_out(2),
      O => \p_0_in0_inferred__2_n_0\
    );
\p_0_in0_inferred__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_out(2),
      I1 => p_0_out(1),
      I2 => p_0_out(3),
      O => \p_0_in0_inferred__3_n_0\
    );
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111111111F1"
    )
        port map (
      I0 => ram_empty_i_i_2_n_0,
      I1 => ram_empty_i_i_3_n_0,
      I2 => rd_en,
      I3 => p_2_out,
      I4 => ram_empty_i_i_4_n_0,
      I5 => ram_empty_i_i_5_n_0,
      O => ram_empty_fb_i_reg
    );
ram_empty_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_22_out(1),
      I1 => Q(1),
      I2 => p_22_out(0),
      I3 => Q(0),
      O => ram_empty_i_i_2_n_0
    );
ram_empty_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_22_out(2),
      I1 => Q(2),
      I2 => p_22_out(3),
      I3 => Q(3),
      O => ram_empty_i_i_3_n_0
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_22_out(2),
      I1 => \gc0.count_reg[3]\(2),
      I2 => p_22_out(3),
      I3 => \gc0.count_reg[3]\(3),
      O => ram_empty_i_i_4_n_0
    );
ram_empty_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_22_out(1),
      I1 => \gc0.count_reg[3]\(1),
      I2 => p_22_out(0),
      I3 => \gc0.count_reg[3]\(0),
      O => ram_empty_i_i_5_n_0
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F88F00008888"
    )
        port map (
      I0 => ram_full_i_i_2_n_0,
      I1 => ram_full_fb_i_reg_0,
      I2 => \gic0.gc0.count_d1_reg[3]\(3),
      I3 => \^ram_full_fb_i_reg\(0),
      I4 => \out\,
      I5 => ram_full_i_i_4_n_0,
      O => ram_full_i
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_23_out(2),
      I1 => \gic0.gc0.count_reg[2]\(2),
      I2 => p_23_out(1),
      I3 => \gic0.gc0.count_reg[2]\(1),
      I4 => \gic0.gc0.count_reg[2]\(0),
      I5 => p_23_out(0),
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_23_out(2),
      I1 => \gic0.gc0.count_d1_reg[3]\(2),
      I2 => p_23_out(1),
      I3 => \gic0.gc0.count_d1_reg[3]\(1),
      I4 => \gic0.gc0.count_d1_reg[3]\(0),
      I5 => p_23_out(0),
      O => ram_full_i_i_4_n_0
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \p_0_in0_inferred__2_n_0\,
      Q => p_23_out(0)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \p_0_in0_inferred__3_n_0\,
      Q => p_23_out(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gsync_stage[2].wr_stg_inst_n_4\,
      Q => p_23_out(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_out(3),
      Q => \^ram_full_fb_i_reg\(0)
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(0),
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(1),
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => D(2),
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => Q(3),
      Q => rd_pntr_gc(3)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(0),
      Q => p_22_out(0)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(1),
      Q => p_22_out(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(2),
      Q => p_22_out(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_1_out(3),
      Q => p_22_out(3)
    );
\wr_pntr_gc[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[3]\(0),
      I1 => \gic0.gc0.count_d2_reg[3]\(1),
      O => p_0_in2_out(0)
    );
\wr_pntr_gc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[3]\(1),
      I1 => \gic0.gc0.count_d2_reg[3]\(2),
      O => p_0_in2_out(1)
    );
\wr_pntr_gc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gic0.gc0.count_d2_reg[3]\(2),
      I1 => \gic0.gc0.count_d2_reg[3]\(3),
      O => p_0_in2_out(2)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in2_out(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in2_out(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => p_0_in2_out(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0),
      D => \gic0.gc0.count_d2_reg[3]\(3),
      Q => wr_pntr_gc(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__clk_x_pntrs__parameterized0\ is
  port (
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 11 downto 0 );
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_0_in10_out : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__clk_x_pntrs__parameterized0\ : entity is "clk_x_pntrs";
end \_xilinx_top__clk_x_pntrs__parameterized0\;

architecture STRUCTURE of \_xilinx_top__clk_x_pntrs__parameterized0\ is
  signal \gsync_stage[2].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_10\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_11\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_4\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_5\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_6\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_7\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_8\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 11 to 11 );
  signal p_1_out : STD_LOGIC_VECTOR ( 11 to 11 );
  signal p_2_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\gsync_stage[1].rd_stg_inst\: entity work.\_xilinx_top__synchronizer_ff__parameterized0\
     port map (
      D(11 downto 0) => p_3_out(11 downto 0),
      Q(11 downto 0) => wr_pntr_gc(11 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.\_xilinx_top__synchronizer_ff__parameterized1\
     port map (
      D(11 downto 0) => p_2_out(11 downto 0),
      Q(11 downto 0) => rd_pntr_gc(11 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => Q(0),
      wr_clk => wr_clk
    );
\gsync_stage[2].rd_stg_inst\: entity work.\_xilinx_top__synchronizer_ff__parameterized2\
     port map (
      D(11 downto 0) => p_3_out(11 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(0) => p_1_out(11),
      rd_clk => rd_clk,
      \wr_pntr_bin_reg[10]\(10 downto 0) => p_0_in(10 downto 0)
    );
\gsync_stage[2].wr_stg_inst\: entity work.\_xilinx_top__synchronizer_ff__parameterized3\
     port map (
      D(11 downto 0) => p_2_out(11 downto 0),
      Q(0) => Q(0),
      \out\(0) => p_0_out(11),
      \rd_pntr_bin_reg[10]\(10) => \gsync_stage[2].wr_stg_inst_n_1\,
      \rd_pntr_bin_reg[10]\(9) => \gsync_stage[2].wr_stg_inst_n_2\,
      \rd_pntr_bin_reg[10]\(8) => \gsync_stage[2].wr_stg_inst_n_3\,
      \rd_pntr_bin_reg[10]\(7) => \gsync_stage[2].wr_stg_inst_n_4\,
      \rd_pntr_bin_reg[10]\(6) => \gsync_stage[2].wr_stg_inst_n_5\,
      \rd_pntr_bin_reg[10]\(5) => \gsync_stage[2].wr_stg_inst_n_6\,
      \rd_pntr_bin_reg[10]\(4) => \gsync_stage[2].wr_stg_inst_n_7\,
      \rd_pntr_bin_reg[10]\(3) => \gsync_stage[2].wr_stg_inst_n_8\,
      \rd_pntr_bin_reg[10]\(2) => \gsync_stage[2].wr_stg_inst_n_9\,
      \rd_pntr_bin_reg[10]\(1) => \gsync_stage[2].wr_stg_inst_n_10\,
      \rd_pntr_bin_reg[10]\(0) => \gsync_stage[2].wr_stg_inst_n_11\,
      wr_clk => wr_clk
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_11\,
      Q => RD_PNTR_WR(0)
    );
\rd_pntr_bin_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_1\,
      Q => RD_PNTR_WR(10)
    );
\rd_pntr_bin_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => p_0_out(11),
      Q => RD_PNTR_WR(11)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_10\,
      Q => RD_PNTR_WR(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_9\,
      Q => RD_PNTR_WR(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_8\,
      Q => RD_PNTR_WR(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_7\,
      Q => RD_PNTR_WR(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_6\,
      Q => RD_PNTR_WR(5)
    );
\rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_5\,
      Q => RD_PNTR_WR(6)
    );
\rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_4\,
      Q => RD_PNTR_WR(7)
    );
\rd_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_3\,
      Q => RD_PNTR_WR(8)
    );
\rd_pntr_bin_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_2\,
      Q => RD_PNTR_WR(9)
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => I15(0),
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => I15(10),
      Q => rd_pntr_gc(10)
    );
\rd_pntr_gc_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => I15(11),
      Q => rd_pntr_gc(11)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => I15(1),
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => I15(2),
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => I15(3),
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => I15(4),
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => I15(5),
      Q => rd_pntr_gc(5)
    );
\rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => I15(6),
      Q => rd_pntr_gc(6)
    );
\rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => I15(7),
      Q => rd_pntr_gc(7)
    );
\rd_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => I15(8),
      Q => rd_pntr_gc(8)
    );
\rd_pntr_gc_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => I15(9),
      Q => rd_pntr_gc(9)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(0),
      Q => WR_PNTR_RD(0)
    );
\wr_pntr_bin_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(10),
      Q => WR_PNTR_RD(10)
    );
\wr_pntr_bin_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_1_out(11),
      Q => WR_PNTR_RD(11)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(1),
      Q => WR_PNTR_RD(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(2),
      Q => WR_PNTR_RD(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(3),
      Q => WR_PNTR_RD(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(4),
      Q => WR_PNTR_RD(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(5),
      Q => WR_PNTR_RD(5)
    );
\wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(6),
      Q => WR_PNTR_RD(6)
    );
\wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(7),
      Q => WR_PNTR_RD(7)
    );
\wr_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(8),
      Q => WR_PNTR_RD(8)
    );
\wr_pntr_bin_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(9),
      Q => WR_PNTR_RD(9)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => p_0_in10_out(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => p_0_in10_out(10),
      Q => wr_pntr_gc(10)
    );
\wr_pntr_gc_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => p_0_in10_out(11),
      Q => wr_pntr_gc(11)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => p_0_in10_out(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => p_0_in10_out(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => p_0_in10_out(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => p_0_in10_out(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => p_0_in10_out(5),
      Q => wr_pntr_gc(5)
    );
\wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => p_0_in10_out(6),
      Q => wr_pntr_gc(6)
    );
\wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => p_0_in10_out(7),
      Q => wr_pntr_gc(7)
    );
\wr_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => p_0_in10_out(8),
      Q => wr_pntr_gc(8)
    );
\wr_pntr_gc_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => p_0_in10_out(9),
      Q => wr_pntr_gc(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__clk_x_pntrs__parameterized0_7\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_full_i_reg : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__clk_x_pntrs__parameterized0_7\ : entity is "clk_x_pntrs";
end \_xilinx_top__clk_x_pntrs__parameterized0_7\;

architecture STRUCTURE of \_xilinx_top__clk_x_pntrs__parameterized0_7\ is
  signal \gsync_stage[2].wr_stg_inst_n_1\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_10\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_11\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_2\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_3\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_4\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_5\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_6\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_7\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_8\ : STD_LOGIC;
  signal \gsync_stage[2].wr_stg_inst_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 11 to 11 );
  signal p_1_out : STD_LOGIC_VECTOR ( 11 to 11 );
  signal p_2_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rd_pntr_gc : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_gc : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\gsync_stage[1].rd_stg_inst\: entity work.\_xilinx_top__synchronizer_ff__parameterized0_30\
     port map (
      D(11 downto 0) => p_3_out(11 downto 0),
      Q(11 downto 0) => wr_pntr_gc(11 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      rd_clk => rd_clk
    );
\gsync_stage[1].wr_stg_inst\: entity work.\_xilinx_top__synchronizer_ff__parameterized1_31\
     port map (
      D(11 downto 0) => p_2_out(11 downto 0),
      Q(11 downto 0) => rd_pntr_gc(11 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => Q(0),
      wr_clk => wr_clk
    );
\gsync_stage[2].rd_stg_inst\: entity work.\_xilinx_top__synchronizer_ff__parameterized2_32\
     port map (
      D(11 downto 0) => p_3_out(11 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      \out\(0) => p_1_out(11),
      rd_clk => rd_clk,
      \wr_pntr_bin_reg[10]\(10 downto 0) => p_0_in(10 downto 0)
    );
\gsync_stage[2].wr_stg_inst\: entity work.\_xilinx_top__synchronizer_ff__parameterized3_33\
     port map (
      D(11 downto 0) => p_2_out(11 downto 0),
      Q(0) => Q(0),
      \out\(0) => p_0_out(11),
      \rd_pntr_bin_reg[10]\(10) => \gsync_stage[2].wr_stg_inst_n_1\,
      \rd_pntr_bin_reg[10]\(9) => \gsync_stage[2].wr_stg_inst_n_2\,
      \rd_pntr_bin_reg[10]\(8) => \gsync_stage[2].wr_stg_inst_n_3\,
      \rd_pntr_bin_reg[10]\(7) => \gsync_stage[2].wr_stg_inst_n_4\,
      \rd_pntr_bin_reg[10]\(6) => \gsync_stage[2].wr_stg_inst_n_5\,
      \rd_pntr_bin_reg[10]\(5) => \gsync_stage[2].wr_stg_inst_n_6\,
      \rd_pntr_bin_reg[10]\(4) => \gsync_stage[2].wr_stg_inst_n_7\,
      \rd_pntr_bin_reg[10]\(3) => \gsync_stage[2].wr_stg_inst_n_8\,
      \rd_pntr_bin_reg[10]\(2) => \gsync_stage[2].wr_stg_inst_n_9\,
      \rd_pntr_bin_reg[10]\(1) => \gsync_stage[2].wr_stg_inst_n_10\,
      \rd_pntr_bin_reg[10]\(0) => \gsync_stage[2].wr_stg_inst_n_11\,
      wr_clk => wr_clk
    );
\rd_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_11\,
      Q => ram_full_i_reg(0)
    );
\rd_pntr_bin_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_1\,
      Q => ram_full_i_reg(10)
    );
\rd_pntr_bin_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => p_0_out(11),
      Q => ram_full_i_reg(11)
    );
\rd_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_10\,
      Q => ram_full_i_reg(1)
    );
\rd_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_9\,
      Q => ram_full_i_reg(2)
    );
\rd_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_8\,
      Q => ram_full_i_reg(3)
    );
\rd_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_7\,
      Q => ram_full_i_reg(4)
    );
\rd_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_6\,
      Q => ram_full_i_reg(5)
    );
\rd_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_5\,
      Q => ram_full_i_reg(6)
    );
\rd_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_4\,
      Q => ram_full_i_reg(7)
    );
\rd_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_3\,
      Q => ram_full_i_reg(8)
    );
\rd_pntr_bin_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => \gsync_stage[2].wr_stg_inst_n_2\,
      Q => ram_full_i_reg(9)
    );
\rd_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[11]\(0),
      Q => rd_pntr_gc(0)
    );
\rd_pntr_gc_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[11]\(10),
      Q => rd_pntr_gc(10)
    );
\rd_pntr_gc_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[11]\(11),
      Q => rd_pntr_gc(11)
    );
\rd_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[11]\(1),
      Q => rd_pntr_gc(1)
    );
\rd_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[11]\(2),
      Q => rd_pntr_gc(2)
    );
\rd_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[11]\(3),
      Q => rd_pntr_gc(3)
    );
\rd_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[11]\(4),
      Q => rd_pntr_gc(4)
    );
\rd_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[11]\(5),
      Q => rd_pntr_gc(5)
    );
\rd_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[11]\(6),
      Q => rd_pntr_gc(6)
    );
\rd_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[11]\(7),
      Q => rd_pntr_gc(7)
    );
\rd_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[11]\(8),
      Q => rd_pntr_gc(8)
    );
\rd_pntr_gc_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => \gc0.count_d1_reg[11]\(9),
      Q => rd_pntr_gc(9)
    );
\wr_pntr_bin_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(0),
      Q => ram_empty_fb_i_reg(0)
    );
\wr_pntr_bin_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(10),
      Q => ram_empty_fb_i_reg(10)
    );
\wr_pntr_bin_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_1_out(11),
      Q => ram_empty_fb_i_reg(11)
    );
\wr_pntr_bin_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(1),
      Q => ram_empty_fb_i_reg(1)
    );
\wr_pntr_bin_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(2),
      Q => ram_empty_fb_i_reg(2)
    );
\wr_pntr_bin_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(3),
      Q => ram_empty_fb_i_reg(3)
    );
\wr_pntr_bin_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(4),
      Q => ram_empty_fb_i_reg(4)
    );
\wr_pntr_bin_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(5),
      Q => ram_empty_fb_i_reg(5)
    );
\wr_pntr_bin_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(6),
      Q => ram_empty_fb_i_reg(6)
    );
\wr_pntr_bin_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(7),
      Q => ram_empty_fb_i_reg(7)
    );
\wr_pntr_bin_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(8),
      Q => ram_empty_fb_i_reg(8)
    );
\wr_pntr_bin_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0),
      D => p_0_in(9),
      Q => ram_empty_fb_i_reg(9)
    );
\wr_pntr_gc_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(0),
      Q => wr_pntr_gc(0)
    );
\wr_pntr_gc_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(10),
      Q => wr_pntr_gc(10)
    );
\wr_pntr_gc_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(11),
      Q => wr_pntr_gc(11)
    );
\wr_pntr_gc_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(1),
      Q => wr_pntr_gc(1)
    );
\wr_pntr_gc_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(2),
      Q => wr_pntr_gc(2)
    );
\wr_pntr_gc_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(3),
      Q => wr_pntr_gc(3)
    );
\wr_pntr_gc_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(4),
      Q => wr_pntr_gc(4)
    );
\wr_pntr_gc_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(5),
      Q => wr_pntr_gc(5)
    );
\wr_pntr_gc_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(6),
      Q => wr_pntr_gc(6)
    );
\wr_pntr_gc_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(7),
      Q => wr_pntr_gc(7)
    );
\wr_pntr_gc_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(8),
      Q => wr_pntr_gc(8)
    );
\wr_pntr_gc_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => Q(0),
      D => D(9),
      Q => wr_pntr_gc(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__rd_logic\ is
  port (
    empty : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC
  );
end \_xilinx_top__rd_logic\;

architecture STRUCTURE of \_xilinx_top__rd_logic\ is
  signal \gras.rsts_n_2\ : STD_LOGIC;
begin
\gras.rsts\: entity work.\_xilinx_top__rd_status_flags_as\
     port map (
      E(0) => \gras.rsts_n_2\,
      Q(0) => Q(1),
      empty => empty,
      p_2_out => p_2_out,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rpntr: entity work.\_xilinx_top__rd_bin_cntr\
     port map (
      D(2 downto 0) => D(2 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0),
      E(0) => \gras.rsts_n_2\,
      Q(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\(0) => Q(0),
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__rd_status_flags_as__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__rd_status_flags_as__parameterized0\ : entity is "rd_status_flags_as";
end \_xilinx_top__rd_status_flags_as__parameterized0\;

architecture STRUCTURE of \_xilinx_top__rd_status_flags_as__parameterized0\ is
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC;
  signal ram_empty_i0_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count_d1[11]_i_1\ : label is "soft_lutpair17";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute SOFT_HLUTNM of ram_empty_i0 : label is "soft_lutpair17";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  p_2_out <= \^p_2_out\;
c0: entity work.\_xilinx_top__compare__parameterized0\
     port map (
      WR_PNTR_RD(11 downto 0) => WR_PNTR_RD(11 downto 0),
      comp0 => comp0,
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0)
    );
c1: entity work.\_xilinx_top__compare__parameterized1\
     port map (
      D(11 downto 0) => D(11 downto 0),
      WR_PNTR_RD(11 downto 0) => WR_PNTR_RD(11 downto 0),
      comp1 => comp1
    );
\gc0.count_d1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_2_out\,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0_n_0,
      PRE => Q(0),
      Q => \^p_2_out\
    );
ram_empty_i0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => comp0,
      I1 => rd_en,
      I2 => \^p_2_out\,
      I3 => comp1,
      O => ram_empty_i0_n_0
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0_n_0,
      PRE => Q(0),
      Q => empty
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__rd_status_flags_as__parameterized0_26\ is
  port (
    empty : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \wr_pntr_bin_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__rd_status_flags_as__parameterized0_26\ : entity is "rd_status_flags_as";
end \_xilinx_top__rd_status_flags_as__parameterized0_26\;

architecture STRUCTURE of \_xilinx_top__rd_status_flags_as__parameterized0_26\ is
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC;
  signal ram_empty_i0_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count_d1[11]_i_1\ : label is "soft_lutpair6";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute SOFT_HLUTNM of ram_empty_i0 : label is "soft_lutpair6";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  p_2_out <= \^p_2_out\;
c0: entity work.\_xilinx_top__compare__parameterized0_28\
     port map (
      comp0 => comp0,
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \wr_pntr_bin_reg[11]\(11 downto 0) => \wr_pntr_bin_reg[11]\(11 downto 0)
    );
c1: entity work.\_xilinx_top__compare__parameterized1_29\
     port map (
      D(11 downto 0) => D(11 downto 0),
      comp1 => comp1,
      \wr_pntr_bin_reg[11]\(11 downto 0) => \wr_pntr_bin_reg[11]\(11 downto 0)
    );
\gc0.count_d1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \^p_2_out\,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0_n_0,
      PRE => Q(0),
      Q => \^p_2_out\
    );
ram_empty_i0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => comp0,
      I1 => rd_en,
      I2 => \^p_2_out\,
      I3 => comp1,
      O => ram_empty_i0_n_0
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0_n_0,
      PRE => Q(0),
      Q => empty
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__wr_logic\ is
  port (
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \rd_pntr_bin_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end \_xilinx_top__wr_logic\;

architecture STRUCTURE of \_xilinx_top__wr_logic\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.\_xilinx_top__wr_status_flags_as\
     port map (
      E(0) => \^e\(0),
      Q(0) => wr_pntr_plus2(3),
      full => full,
      \out\ => \out\,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      ram_full_i => ram_full_i,
      \rd_pntr_bin_reg[3]\(0) => \rd_pntr_bin_reg[3]\(0),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.\_xilinx_top__wr_bin_cntr\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0),
      E(0) => \^e\(0),
      Q(3) => wr_pntr_plus2(3),
      Q(2 downto 0) => Q(2 downto 0),
      \gic0.gc0.count_d2_reg[3]_0\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\(0) => \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\(0),
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__wr_status_flags_as__parameterized0\ is
  port (
    comp1 : out STD_LOGIC;
    comp2 : out STD_LOGIC;
    full : out STD_LOGIC;
    ram_full_fb : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__wr_status_flags_as__parameterized0\ : entity is "wr_status_flags_as";
end \_xilinx_top__wr_status_flags_as__parameterized0\;

architecture STRUCTURE of \_xilinx_top__wr_status_flags_as__parameterized0\ is
  signal \^ram_full_fb\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  ram_full_fb <= \^ram_full_fb\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => \^ram_full_fb\,
      O => E(0)
    );
c1: entity work.\_xilinx_top__compare__parameterized2\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      RD_PNTR_WR(11 downto 0) => RD_PNTR_WR(11 downto 0),
      comp1 => comp1
    );
c2: entity work.\_xilinx_top__compare__parameterized3\
     port map (
      D(11 downto 0) => D(11 downto 0),
      RD_PNTR_WR(11 downto 0) => RD_PNTR_WR(11 downto 0),
      comp2 => comp2
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => \out\,
      Q => \^ram_full_fb\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => \out\,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__wr_status_flags_as__parameterized0_22\ is
  port (
    comp1 : out STD_LOGIC;
    comp2 : out STD_LOGIC;
    full : out STD_LOGIC;
    ram_full_fb : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \rd_pntr_bin_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__wr_status_flags_as__parameterized0_22\ : entity is "wr_status_flags_as";
end \_xilinx_top__wr_status_flags_as__parameterized0_22\;

architecture STRUCTURE of \_xilinx_top__wr_status_flags_as__parameterized0_22\ is
  signal \^ram_full_fb\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  ram_full_fb <= \^ram_full_fb\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => \^ram_full_fb\,
      O => E(0)
    );
c1: entity work.\_xilinx_top__compare__parameterized2_24\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      comp1 => comp1,
      \rd_pntr_bin_reg[11]\(11 downto 0) => \rd_pntr_bin_reg[11]\(11 downto 0)
    );
c2: entity work.\_xilinx_top__compare__parameterized3_25\
     port map (
      D(11 downto 0) => D(11 downto 0),
      comp2 => comp2,
      \rd_pntr_bin_reg[11]\(11 downto 0) => \rd_pntr_bin_reg[11]\(11 downto 0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => \out\,
      Q => \^ram_full_fb\
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i,
      PRE => \out\,
      Q => full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_generic_cstr\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end \_xilinx_top__blk_mem_gen_generic_cstr\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_generic_cstr\ is
begin
\ramloop[0].ram.r\: entity work.\_xilinx_top__blk_mem_gen_prim_width\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \_xilinx_top__blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_generic_cstr__parameterized0\ is
begin
\ramloop[0].ram.r\: entity work.\_xilinx_top__blk_mem_gen_prim_width__parameterized0\
     port map (
      Q(0) => Q(0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\ramloop[1].ram.r\: entity work.\_xilinx_top__blk_mem_gen_prim_width__parameterized1\
     port map (
      Q(0) => Q(0),
      din(8 downto 0) => din(17 downto 9),
      dout(8 downto 0) => dout(17 downto 9),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\ramloop[2].ram.r\: entity work.\_xilinx_top__blk_mem_gen_prim_width__parameterized2\
     port map (
      Q(0) => Q(0),
      din(5 downto 0) => din(23 downto 18),
      dout(5 downto 0) => dout(23 downto 18),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_generic_cstr__parameterized0_15\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_generic_cstr__parameterized0_15\ : entity is "blk_mem_gen_generic_cstr";
end \_xilinx_top__blk_mem_gen_generic_cstr__parameterized0_15\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_generic_cstr__parameterized0_15\ is
begin
\ramloop[0].ram.r\: entity work.\_xilinx_top__blk_mem_gen_prim_width__parameterized0_16\
     port map (
      Q(0) => Q(0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\ramloop[1].ram.r\: entity work.\_xilinx_top__blk_mem_gen_prim_width__parameterized1_17\
     port map (
      Q(0) => Q(0),
      din(8 downto 0) => din(17 downto 9),
      dout(8 downto 0) => dout(17 downto 9),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
\ramloop[2].ram.r\: entity work.\_xilinx_top__blk_mem_gen_prim_width__parameterized2_18\
     port map (
      Q(0) => Q(0),
      din(5 downto 0) => din(23 downto 18),
      dout(5 downto 0) => dout(23 downto 18),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__rd_logic__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    I15 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__rd_logic__parameterized0\ : entity is "rd_logic";
end \_xilinx_top__rd_logic__parameterized0\;

architecture STRUCTURE of \_xilinx_top__rd_logic__parameterized0\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gras.rsts_n_2\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11 downto 0);
\gras.rsts\: entity work.\_xilinx_top__rd_status_flags_as__parameterized0\
     port map (
      D(11 downto 0) => rd_pntr_plus1(11 downto 0),
      E(0) => \gras.rsts_n_2\,
      Q(0) => Q(1),
      WR_PNTR_RD(11 downto 0) => WR_PNTR_RD(11 downto 0),
      empty => empty,
      \gc0.count_d1_reg[11]\(11 downto 0) => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11 downto 0),
      p_2_out => p_2_out,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rpntr: entity work.\_xilinx_top__rd_bin_cntr__parameterized0\
     port map (
      D(11 downto 0) => rd_pntr_plus1(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11 downto 0),
      E(0) => \gras.rsts_n_2\,
      I15(10 downto 0) => I15(10 downto 0),
      Q(0) => Q(0),
      rd_clk => rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__rd_logic__parameterized0_8\ is
  port (
    empty : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \rd_pntr_gc_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    rd_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \wr_pntr_bin_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__rd_logic__parameterized0_8\ : entity is "rd_logic";
end \_xilinx_top__rd_logic__parameterized0_8\;

architecture STRUCTURE of \_xilinx_top__rd_logic__parameterized0_8\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \gras.rsts_n_2\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11 downto 0);
\gras.rsts\: entity work.\_xilinx_top__rd_status_flags_as__parameterized0_26\
     port map (
      D(11 downto 0) => rd_pntr_plus1(11 downto 0),
      E(0) => \gras.rsts_n_2\,
      Q(0) => Q(1),
      empty => empty,
      \gc0.count_d1_reg[11]\(11 downto 0) => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11 downto 0),
      p_2_out => p_2_out,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \wr_pntr_bin_reg[11]\(11 downto 0) => \wr_pntr_bin_reg[11]\(11 downto 0)
    );
rpntr: entity work.\_xilinx_top__rd_bin_cntr__parameterized0_27\
     port map (
      D(11 downto 0) => rd_pntr_plus1(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\(11 downto 0),
      E(0) => \gras.rsts_n_2\,
      Q(0) => Q(0),
      rd_clk => rd_clk,
      \rd_pntr_gc_reg[10]\(10 downto 0) => \rd_pntr_gc_reg[10]\(10 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__wr_logic__parameterized0\ is
  port (
    full : out STD_LOGIC;
    \gic0.gc0.count_reg[11]\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_0_in10_out : out STD_LOGIC_VECTOR ( 10 downto 0 );
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__wr_logic__parameterized0\ : entity is "wr_logic";
end \_xilinx_top__wr_logic__parameterized0\;

architecture STRUCTURE of \_xilinx_top__wr_logic__parameterized0\ is
  signal comp1 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal \^gic0.gc0.count_reg[11]\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ram_full_fb : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  \gic0.gc0.count_reg[11]\ <= \^gic0.gc0.count_reg[11]\;
\gwas.wsts\: entity work.\_xilinx_top__wr_status_flags_as__parameterized0\
     port map (
      D(11 downto 0) => wr_pntr_plus2(11 downto 0),
      E(0) => \^gic0.gc0.count_reg[11]\,
      Q(11 downto 0) => p_13_out(11 downto 0),
      RD_PNTR_WR(11 downto 0) => RD_PNTR_WR(11 downto 0),
      comp1 => comp1,
      comp2 => comp2,
      full => full,
      \out\ => \out\,
      ram_full_fb => ram_full_fb,
      ram_full_i => ram_full_i,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gwas.wsts/\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => comp2,
      I2 => ram_full_fb,
      I3 => wr_en,
      I4 => comp1,
      O => ram_full_i
    );
wpntr: entity work.\_xilinx_top__wr_bin_cntr__parameterized0\
     port map (
      D(11 downto 0) => wr_pntr_plus2(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      E(0) => \^gic0.gc0.count_reg[11]\,
      Q(0) => Q(0),
      \gic0.gc0.count_d2_reg[11]_0\(11 downto 0) => p_13_out(11 downto 0),
      p_0_in10_out(10 downto 0) => p_0_in10_out(10 downto 0),
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__wr_logic__parameterized0_9\ is
  port (
    full : out STD_LOGIC;
    \gic0.gc0.count_reg[11]\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_pntr_bin_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__wr_logic__parameterized0_9\ : entity is "wr_logic";
end \_xilinx_top__wr_logic__parameterized0_9\;

architecture STRUCTURE of \_xilinx_top__wr_logic__parameterized0_9\ is
  signal comp1 : STD_LOGIC;
  signal comp2 : STD_LOGIC;
  signal \^gic0.gc0.count_reg[11]\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ram_full_fb : STD_LOGIC;
  signal ram_full_i : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  \gic0.gc0.count_reg[11]\ <= \^gic0.gc0.count_reg[11]\;
\gwas.wsts\: entity work.\_xilinx_top__wr_status_flags_as__parameterized0_22\
     port map (
      D(11 downto 0) => wr_pntr_plus2(11 downto 0),
      E(0) => \^gic0.gc0.count_reg[11]\,
      Q(11 downto 0) => p_13_out(11 downto 0),
      comp1 => comp1,
      comp2 => comp2,
      full => full,
      \out\ => \out\,
      ram_full_fb => ram_full_fb,
      ram_full_i => ram_full_i,
      \rd_pntr_bin_reg[11]\(11 downto 0) => \rd_pntr_bin_reg[11]\(11 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gwas.wsts/\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550400"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => comp2,
      I2 => ram_full_fb,
      I3 => wr_en,
      I4 => comp1,
      O => ram_full_i
    );
wpntr: entity work.\_xilinx_top__wr_bin_cntr__parameterized0_23\
     port map (
      D(11 downto 0) => wr_pntr_plus2(11 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      E(0) => \^gic0.gc0.count_reg[11]\,
      Q(0) => Q(0),
      \gic0.gc0.count_d2_reg[11]_0\(11 downto 0) => p_13_out(11 downto 0),
      wr_clk => wr_clk,
      \wr_pntr_gc_reg[10]\(10 downto 0) => D(10 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_top\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end \_xilinx_top__blk_mem_gen_top\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_top\ is
begin
\valid.cstr\: entity work.\_xilinx_top__blk_mem_gen_generic_cstr\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_top__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \_xilinx_top__blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\_xilinx_top__blk_mem_gen_generic_cstr__parameterized0\
     port map (
      Q(0) => Q(0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_top__parameterized0_14\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_top__parameterized0_14\ : entity is "blk_mem_gen_top";
end \_xilinx_top__blk_mem_gen_top__parameterized0_14\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_top__parameterized0_14\ is
begin
\valid.cstr\: entity work.\_xilinx_top__blk_mem_gen_generic_cstr__parameterized0_15\
     port map (
      Q(0) => Q(0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_v8_3_3_synth\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end \_xilinx_top__blk_mem_gen_v8_3_3_synth\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_v8_3_3_synth\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\_xilinx_top__blk_mem_gen_top\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_v8_3_3_synth__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_v8_3_3_synth__parameterized0\ : entity is "blk_mem_gen_v8_3_3_synth";
end \_xilinx_top__blk_mem_gen_v8_3_3_synth__parameterized0\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_v8_3_3_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\_xilinx_top__blk_mem_gen_top__parameterized0\
     port map (
      Q(0) => Q(0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_v8_3_3_synth__parameterized0_13\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_v8_3_3_synth__parameterized0_13\ : entity is "blk_mem_gen_v8_3_3_synth";
end \_xilinx_top__blk_mem_gen_v8_3_3_synth__parameterized0_13\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_v8_3_3_synth__parameterized0_13\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\_xilinx_top__blk_mem_gen_top__parameterized0_14\
     port map (
      Q(0) => Q(0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_v8_3_3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end \_xilinx_top__blk_mem_gen_v8_3_3\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_v8_3_3\ is
begin
inst_blk_mem_gen: entity work.\_xilinx_top__blk_mem_gen_v8_3_3_synth\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_v8_3_3__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_v8_3_3__parameterized1\ : entity is "blk_mem_gen_v8_3_3";
end \_xilinx_top__blk_mem_gen_v8_3_3__parameterized1\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_v8_3_3__parameterized1\ is
begin
inst_blk_mem_gen: entity work.\_xilinx_top__blk_mem_gen_v8_3_3_synth__parameterized0\
     port map (
      Q(0) => Q(0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__blk_mem_gen_v8_3_3__parameterized1_12\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__blk_mem_gen_v8_3_3__parameterized1_12\ : entity is "blk_mem_gen_v8_3_3";
end \_xilinx_top__blk_mem_gen_v8_3_3__parameterized1_12\;

architecture STRUCTURE of \_xilinx_top__blk_mem_gen_v8_3_3__parameterized1_12\ is
begin
inst_blk_mem_gen: entity work.\_xilinx_top__blk_mem_gen_v8_3_3_synth__parameterized0_13\
     port map (
      Q(0) => Q(0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__memory\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gic0.gc0.count_d2_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end \_xilinx_top__memory\;

architecture STRUCTURE of \_xilinx_top__memory\ is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\_xilinx_top__blk_mem_gen_v8_3_3\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => \gic0.gc0.count_d2_reg[3]\(3 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__memory__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__memory__parameterized0\ : entity is "memory";
end \_xilinx_top__memory__parameterized0\;

architecture STRUCTURE of \_xilinx_top__memory__parameterized0\ is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\_xilinx_top__blk_mem_gen_v8_3_3__parameterized1\
     port map (
      Q(0) => Q(0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__memory__parameterized0_10\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gic0.gc0.count_d2_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__memory__parameterized0_10\ : entity is "memory";
end \_xilinx_top__memory__parameterized0_10\;

architecture STRUCTURE of \_xilinx_top__memory__parameterized0_10\ is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\_xilinx_top__blk_mem_gen_v8_3_3__parameterized1_12\
     port map (
      Q(0) => Q(0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => \gic0.gc0.count_d2_reg[11]\(11 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__fifo_generator_ramfifo\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rst : in STD_LOGIC
  );
end \_xilinx_top__fifo_generator_ramfifo\;

architecture STRUCTURE of \_xilinx_top__fifo_generator_ramfifo\ is
  signal RD_RST : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_5\ : STD_LOGIC;
  signal \gwas.wsts/ram_full_i\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_18_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\_xilinx_top__clk_x_pntrs\
     port map (
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      Q(3 downto 0) => p_0_out(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gic0.gc0.count_d1_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => p_12_out(3 downto 0),
      \gic0.gc0.count_reg[2]\(2 downto 0) => wr_pntr_plus2(2 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => RD_RST,
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\(0) => wr_rst_reg(0),
      \out\ => rst_full_gen_i,
      p_2_out => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_full_fb_i_reg(0) => p_23_out(3),
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_5\,
      ram_full_i => \gwas.wsts/ram_full_i\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\_xilinx_top__rd_logic\
     port map (
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_6\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => p_0_out(3 downto 0),
      Q(1) => rstblk_n_3,
      Q(0) => rd_rst_i(0),
      empty => empty,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      p_2_out => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\_xilinx_top__wr_logic\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(3 downto 0) => p_12_out(3 downto 0),
      E(0) => p_18_out,
      Q(2 downto 0) => wr_pntr_plus2(2 downto 0),
      full => full,
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\(0) => wr_rst_reg(2),
      \out\ => rst_full_ff_i,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_5\,
      ram_full_i => \gwas.wsts/ram_full_i\,
      \rd_pntr_bin_reg[3]\(0) => p_23_out(3),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\_xilinx_top__memory\
     port map (
      E(0) => p_18_out,
      Q(0) => rd_rst_i(0),
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \gic0.gc0.count_d2_reg[3]\(3 downto 0) => p_12_out(3 downto 0),
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.\_xilinx_top__reset_blk_ramfifo_34\
     port map (
      Q(2) => rstblk_n_3,
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      \gic0.gc0.count_reg[0]\(1) => wr_rst_reg(2),
      \gic0.gc0.count_reg[0]\(0) => wr_rst_reg(0),
      \out\ => rst_full_ff_i,
      p_2_out => p_2_out,
      ram_full_fb_i_reg => rst_full_gen_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__fifo_generator_ramfifo__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \_xilinx_top__fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \_xilinx_top__fifo_generator_ramfifo__parameterized0\ is
  signal RD_RST : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal p_0_in10_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_22_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal rd_rst_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\_xilinx_top__clk_x_pntrs__parameterized0\
     port map (
      I15(11) => p_0_out(11),
      I15(10) => \gntv_or_sync_fifo.gl0.rd_n_14\,
      I15(9) => \gntv_or_sync_fifo.gl0.rd_n_15\,
      I15(8) => \gntv_or_sync_fifo.gl0.rd_n_16\,
      I15(7) => \gntv_or_sync_fifo.gl0.rd_n_17\,
      I15(6) => \gntv_or_sync_fifo.gl0.rd_n_18\,
      I15(5) => \gntv_or_sync_fifo.gl0.rd_n_19\,
      I15(4) => \gntv_or_sync_fifo.gl0.rd_n_20\,
      I15(3) => \gntv_or_sync_fifo.gl0.rd_n_21\,
      I15(2) => \gntv_or_sync_fifo.gl0.rd_n_22\,
      I15(1) => \gntv_or_sync_fifo.gl0.rd_n_23\,
      I15(0) => \gntv_or_sync_fifo.gl0.rd_n_24\,
      Q(0) => wr_rst_i(0),
      RD_PNTR_WR(11 downto 0) => p_23_out(11 downto 0),
      WR_PNTR_RD(11 downto 0) => p_22_out(11 downto 0),
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => rd_rst_i(1),
      p_0_in10_out(11) => p_12_out(11),
      p_0_in10_out(10 downto 0) => p_0_in10_out(10 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\_xilinx_top__rd_logic__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => p_0_out(11 downto 0),
      I15(10) => \gntv_or_sync_fifo.gl0.rd_n_14\,
      I15(9) => \gntv_or_sync_fifo.gl0.rd_n_15\,
      I15(8) => \gntv_or_sync_fifo.gl0.rd_n_16\,
      I15(7) => \gntv_or_sync_fifo.gl0.rd_n_17\,
      I15(6) => \gntv_or_sync_fifo.gl0.rd_n_18\,
      I15(5) => \gntv_or_sync_fifo.gl0.rd_n_19\,
      I15(4) => \gntv_or_sync_fifo.gl0.rd_n_20\,
      I15(3) => \gntv_or_sync_fifo.gl0.rd_n_21\,
      I15(2) => \gntv_or_sync_fifo.gl0.rd_n_22\,
      I15(1) => \gntv_or_sync_fifo.gl0.rd_n_23\,
      I15(0) => \gntv_or_sync_fifo.gl0.rd_n_24\,
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      WR_PNTR_RD(11 downto 0) => p_22_out(11 downto 0),
      empty => empty,
      p_2_out => p_2_out,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\_xilinx_top__wr_logic__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => p_12_out(11 downto 0),
      Q(0) => \^rst\,
      RD_PNTR_WR(11 downto 0) => p_23_out(11 downto 0),
      full => full,
      \gic0.gc0.count_reg[11]\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      \out\ => rst_full_ff_i,
      p_0_in10_out(10 downto 0) => p_0_in10_out(10 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\_xilinx_top__memory__parameterized0\
     port map (
      Q(0) => rd_rst_i(0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => p_0_out(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => p_12_out(11 downto 0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.\_xilinx_top__reset_blk_ramfifo\
     port map (
      Q(2) => RD_RST,
      Q(1 downto 0) => rd_rst_i(1 downto 0),
      \gic0.gc0.count_reg[0]\(1) => \^rst\,
      \gic0.gc0.count_reg[0]\(0) => wr_rst_i(0),
      \out\ => rst_full_ff_i,
      p_2_out => p_2_out,
      ram_full_i_reg => rst_full_gen_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__fifo_generator_ramfifo__parameterized0_6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__fifo_generator_ramfifo__parameterized0_6\ : entity is "fifo_generator_ramfifo";
end \_xilinx_top__fifo_generator_ramfifo__parameterized0_6\;

architecture STRUCTURE of \_xilinx_top__fifo_generator_ramfifo__parameterized0_6\ is
  signal RD_RST : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal p_0_in10_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_22_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal rd_rst_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal wr_rst_i : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\gntv_or_sync_fifo.gcx.clkx\: entity work.\_xilinx_top__clk_x_pntrs__parameterized0_7\
     port map (
      D(11) => p_12_out(11),
      D(10 downto 0) => p_0_in10_out(10 downto 0),
      Q(0) => wr_rst_i(0),
      \gc0.count_d1_reg[11]\(11) => p_0_out(11),
      \gc0.count_d1_reg[11]\(10) => \gntv_or_sync_fifo.gl0.rd_n_14\,
      \gc0.count_d1_reg[11]\(9) => \gntv_or_sync_fifo.gl0.rd_n_15\,
      \gc0.count_d1_reg[11]\(8) => \gntv_or_sync_fifo.gl0.rd_n_16\,
      \gc0.count_d1_reg[11]\(7) => \gntv_or_sync_fifo.gl0.rd_n_17\,
      \gc0.count_d1_reg[11]\(6) => \gntv_or_sync_fifo.gl0.rd_n_18\,
      \gc0.count_d1_reg[11]\(5) => \gntv_or_sync_fifo.gl0.rd_n_19\,
      \gc0.count_d1_reg[11]\(4) => \gntv_or_sync_fifo.gl0.rd_n_20\,
      \gc0.count_d1_reg[11]\(3) => \gntv_or_sync_fifo.gl0.rd_n_21\,
      \gc0.count_d1_reg[11]\(2) => \gntv_or_sync_fifo.gl0.rd_n_22\,
      \gc0.count_d1_reg[11]\(1) => \gntv_or_sync_fifo.gl0.rd_n_23\,
      \gc0.count_d1_reg[11]\(0) => \gntv_or_sync_fifo.gl0.rd_n_24\,
      \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\(0) => rd_rst_i(1),
      ram_empty_fb_i_reg(11 downto 0) => p_22_out(11 downto 0),
      ram_full_i_reg(11 downto 0) => p_23_out(11 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\_xilinx_top__rd_logic__parameterized0_8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => p_0_out(11 downto 0),
      Q(1) => RD_RST,
      Q(0) => rd_rst_i(0),
      empty => empty,
      p_2_out => p_2_out,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \rd_pntr_gc_reg[10]\(10) => \gntv_or_sync_fifo.gl0.rd_n_14\,
      \rd_pntr_gc_reg[10]\(9) => \gntv_or_sync_fifo.gl0.rd_n_15\,
      \rd_pntr_gc_reg[10]\(8) => \gntv_or_sync_fifo.gl0.rd_n_16\,
      \rd_pntr_gc_reg[10]\(7) => \gntv_or_sync_fifo.gl0.rd_n_17\,
      \rd_pntr_gc_reg[10]\(6) => \gntv_or_sync_fifo.gl0.rd_n_18\,
      \rd_pntr_gc_reg[10]\(5) => \gntv_or_sync_fifo.gl0.rd_n_19\,
      \rd_pntr_gc_reg[10]\(4) => \gntv_or_sync_fifo.gl0.rd_n_20\,
      \rd_pntr_gc_reg[10]\(3) => \gntv_or_sync_fifo.gl0.rd_n_21\,
      \rd_pntr_gc_reg[10]\(2) => \gntv_or_sync_fifo.gl0.rd_n_22\,
      \rd_pntr_gc_reg[10]\(1) => \gntv_or_sync_fifo.gl0.rd_n_23\,
      \rd_pntr_gc_reg[10]\(0) => \gntv_or_sync_fifo.gl0.rd_n_24\,
      \wr_pntr_bin_reg[11]\(11 downto 0) => p_22_out(11 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\_xilinx_top__wr_logic__parameterized0_9\
     port map (
      D(10 downto 0) => p_0_in10_out(10 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => p_12_out(11 downto 0),
      Q(0) => \^rst\,
      full => full,
      \gic0.gc0.count_reg[11]\ => \gntv_or_sync_fifo.gl0.wr_n_1\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      \out\ => rst_full_ff_i,
      \rd_pntr_bin_reg[11]\(11 downto 0) => p_23_out(11 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\_xilinx_top__memory__parameterized0_10\
     port map (
      Q(0) => rd_rst_i(0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => p_0_out(11 downto 0),
      \gic0.gc0.count_d2_reg[11]\(11 downto 0) => p_12_out(11 downto 0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      rd_clk => rd_clk,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
rstblk: entity work.\_xilinx_top__reset_blk_ramfifo_11\
     port map (
      Q(2) => RD_RST,
      Q(1 downto 0) => rd_rst_i(1 downto 0),
      \gic0.gc0.count_reg[0]\(1) => \^rst\,
      \gic0.gc0.count_reg[0]\(0) => wr_rst_i(0),
      \out\ => rst_full_ff_i,
      p_2_out => p_2_out,
      ram_full_i_reg => rst_full_gen_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__fifo_generator_top\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rst : in STD_LOGIC
  );
end \_xilinx_top__fifo_generator_top\;

architecture STRUCTURE of \_xilinx_top__fifo_generator_top\ is
begin
\grf.rf\: entity work.\_xilinx_top__fifo_generator_ramfifo\
     port map (
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__fifo_generator_top__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \_xilinx_top__fifo_generator_top__parameterized0\;

architecture STRUCTURE of \_xilinx_top__fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\_xilinx_top__fifo_generator_ramfifo__parameterized0\
     port map (
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__fifo_generator_top__parameterized0_5\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__fifo_generator_top__parameterized0_5\ : entity is "fifo_generator_top";
end \_xilinx_top__fifo_generator_top__parameterized0_5\;

architecture STRUCTURE of \_xilinx_top__fifo_generator_top__parameterized0_5\ is
begin
\grf.rf\: entity work.\_xilinx_top__fifo_generator_ramfifo__parameterized0_6\
     port map (
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__fifo_generator_v13_1_1_synth\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rst : in STD_LOGIC
  );
end \_xilinx_top__fifo_generator_v13_1_1_synth\;

architecture STRUCTURE of \_xilinx_top__fifo_generator_v13_1_1_synth\ is
begin
\gconvfifo.rf\: entity work.\_xilinx_top__fifo_generator_top\
     port map (
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__fifo_generator_v13_1_1_synth__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__fifo_generator_v13_1_1_synth__parameterized0\ : entity is "fifo_generator_v13_1_1_synth";
end \_xilinx_top__fifo_generator_v13_1_1_synth__parameterized0\;

architecture STRUCTURE of \_xilinx_top__fifo_generator_v13_1_1_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\_xilinx_top__fifo_generator_top__parameterized0\
     port map (
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__fifo_generator_v13_1_1_synth__parameterized0_4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__fifo_generator_v13_1_1_synth__parameterized0_4\ : entity is "fifo_generator_v13_1_1_synth";
end \_xilinx_top__fifo_generator_v13_1_1_synth__parameterized0_4\;

architecture STRUCTURE of \_xilinx_top__fifo_generator_v13_1_1_synth__parameterized0_4\ is
begin
\gconvfifo.rf\: entity work.\_xilinx_top__fifo_generator_top__parameterized0_5\
     port map (
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__fifo_generator_v13_1_1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 4;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \_xilinx_top__fifo_generator_v13_1_1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 4;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \_xilinx_top__fifo_generator_v13_1_1\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \_xilinx_top__fifo_generator_v13_1_1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \_xilinx_top__fifo_generator_v13_1_1\ : entity is 1;
end \_xilinx_top__fifo_generator_v13_1_1\;

architecture STRUCTURE of \_xilinx_top__fifo_generator_v13_1_1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\_xilinx_top__fifo_generator_v13_1_1_synth\
     port map (
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 24;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 24;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 4093;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 4092;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 12;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ : entity is "fifo_generator_v13_1_1";
end \_xilinx_top__fifo_generator_v13_1_1__parameterized1\;

architecture STRUCTURE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(11) <= \<const0>\;
  data_count(10) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\_xilinx_top__fifo_generator_v13_1_1_synth__parameterized0\
     port map (
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 24;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 24;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 4093;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 4092;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 12;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ : entity is "fifo_generator_v13_1_1";
end \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\;

architecture STRUCTURE of \_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(11) <= \<const0>\;
  data_count(10) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\_xilinx_top__fifo_generator_v13_1_1_synth__parameterized0_4\
     port map (
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__fifo_32\ is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \_xilinx_top__fifo_32\ : entity is "fifo_32,fifo_generator_v13_1_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \_xilinx_top__fifo_32\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \_xilinx_top__fifo_32\ : entity is "fifo_generator_v13_1_1,Vivado 2016.2";
end \_xilinx_top__fifo_32\;

architecture STRUCTURE of \_xilinx_top__fifo_32\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 24;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 24;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 4093;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 4092;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
begin
U0: entity work.\_xilinx_top__fifo_generator_v13_1_1__parameterized1__2\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(11 downto 0) => NLW_U0_data_count_UNCONNECTED(11 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(11 downto 0) => B"000000000000",
      prog_empty_thresh_assert(11 downto 0) => B"000000000000",
      prog_empty_thresh_negate(11 downto 0) => B"000000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(11 downto 0) => B"000000000000",
      prog_full_thresh_assert(11 downto 0) => B"000000000000",
      prog_full_thresh_negate(11 downto 0) => B"000000000000",
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(11 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(11 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__fifo_32__xdcDup__1\ is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \_xilinx_top__fifo_32__xdcDup__1\ : entity is "fifo_32,fifo_generator_v13_1_1,{}";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \_xilinx_top__fifo_32__xdcDup__1\ : entity is "fifo_32";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \_xilinx_top__fifo_32__xdcDup__1\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \_xilinx_top__fifo_32__xdcDup__1\ : entity is "fifo_generator_v13_1_1,Vivado 2016.2";
end \_xilinx_top__fifo_32__xdcDup__1\;

architecture STRUCTURE of \_xilinx_top__fifo_32__xdcDup__1\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 24;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 24;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 4093;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 4092;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
begin
U0: entity work.\_xilinx_top__fifo_generator_v13_1_1__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(11 downto 0) => NLW_U0_data_count_UNCONNECTED(11 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(11 downto 0) => B"000000000000",
      prog_empty_thresh_assert(11 downto 0) => B"000000000000",
      prog_empty_thresh_negate(11 downto 0) => B"000000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(11 downto 0) => B"000000000000",
      prog_full_thresh_assert(11 downto 0) => B"000000000000",
      prog_full_thresh_negate(11 downto 0) => B"000000000000",
      rd_clk => rd_clk,
      rd_data_count(11 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(11 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(11 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__fifo_4\ is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \_xilinx_top__fifo_4\ : entity is "fifo_4,fifo_generator_v13_1_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \_xilinx_top__fifo_4\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \_xilinx_top__fifo_4\ : entity is "fifo_generator_v13_1_1,Vivado 2016.2";
end \_xilinx_top__fifo_4\;

architecture STRUCTURE of \_xilinx_top__fifo_4\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 4;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 4;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 13;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 12;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 4;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
begin
U0: entity work.\_xilinx_top__fifo_generator_v13_1_1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(3 downto 0) => NLW_U0_data_count_UNCONNECTED(3 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => rd_clk,
      rd_data_count(3 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__i2s_rx_tx\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_O : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    M_AXIS_S2MM_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    empty : out STD_LOGIC;
    in0 : out STD_LOGIC;
    DBG_RX_FIFO_D_I : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DBG_RX_FIFO_WR_EN_I : out STD_LOGIC;
    MCLK_O : out STD_LOGIC;
    DBG_RX_RS_I : out STD_LOGIC;
    DBG_TX_RS_I : out STD_LOGIC;
    OE_L_int_reg : out STD_LOGIC;
    \I2S_STATUS_REG_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXIS_MM2S_TREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXIS_S2MM_TVALID : out STD_LOGIC;
    BCLK_O : out STD_LOGIC;
    LRCLK_O : out STD_LOGIC;
    SDATA_O : out STD_LOGIC;
    BCLK_I : in STD_LOGIC;
    SDATA_I : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_L_aclk : in STD_LOGIC;
    \I2S_CLOCK_CONTROL_REG_reg[16]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    \I2S_STREAM_CONTROL_REG_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \I2S_FIFO_CONTROL_REG_reg[31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXIS_S2MM_ARESETN : in STD_LOGIC;
    S_AXIS_MM2S_ARESETN : in STD_LOGIC;
    S_AXIS_MM2S_TVALID : in STD_LOGIC;
    TxFifoWrEn_dly : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \nr_of_wr_reg[20]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    LRCLK_I : in STD_LOGIC;
    CLK_100MHZ_I : in STD_LOGIC;
    \I2S_TRANSFER_CONTROL_REG_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end \_xilinx_top__i2s_rx_tx\;

architecture STRUCTURE of \_xilinx_top__i2s_rx_tx\ is
  signal \BCLK_Fall1__0\ : STD_LOGIC;
  signal Cnt_Bclk0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dbg_rx_fifo_d_i\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^dbg_rx_fifo_wr_en_i\ : STD_LOGIC;
  signal \^dbg_rx_rs_i\ : STD_LOGIC;
  signal \^dbg_tx_rs_i\ : STD_LOGIC;
  signal Inst_Dcm_n_0 : STD_LOGIC;
  signal Inst_Rst_Sync_RST_n_0 : STD_LOGIC;
  signal Inst_SyncBit_CTL_MM_n_1 : STD_LOGIC;
  signal LRCLK : STD_LOGIC;
  signal \LRCLK_int__0\ : STD_LOGIC;
  signal \^oe_l_int_reg\ : STD_LOGIC;
  signal \^q_o\ : STD_LOGIC;
  signal Rst_Int_sync : STD_LOGIC;
  signal RxFifoFull : STD_LOGIC;
  signal SamplingFrequncy : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal clk_12_288 : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \^in0\ : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal NLW_Inst_Sampling_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_Inst_Sampling_full_UNCONNECTED : STD_LOGIC;
  signal NLW_ODDR_inst_R_UNCONNECTED : STD_LOGIC;
  signal NLW_ODDR_inst_S_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of Inst_I2sRxFifo : label is "fifo_32,fifo_generator_v13_1_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of Inst_I2sRxFifo : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of Inst_I2sRxFifo : label is "fifo_generator_v13_1_1,Vivado 2016.2";
  attribute CHECK_LICENSE_TYPE of Inst_I2sTxFifo : label is "fifo_32,fifo_generator_v13_1_1,{}";
  attribute downgradeipidentifiedwarnings of Inst_I2sTxFifo : label is "yes";
  attribute x_core_info of Inst_I2sTxFifo : label is "fifo_generator_v13_1_1,Vivado 2016.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Inst_I2sTxFifo_i_25 : label is "soft_lutpair40";
  attribute CHECK_LICENSE_TYPE of Inst_Sampling : label is "fifo_4,fifo_generator_v13_1_1,{}";
  attribute downgradeipidentifiedwarnings of Inst_Sampling : label is "yes";
  attribute x_core_info of Inst_Sampling : label is "fifo_generator_v13_1_1,Vivado 2016.2";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of ODDR_inst : label is "TRUE";
  attribute box_type : string;
  attribute box_type of ODDR_inst : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of S_AXIS_MM2S_TREADY_INST_0 : label is "soft_lutpair40";
begin
  D(0) <= \^d\(0);
  DBG_RX_FIFO_D_I(23 downto 0) <= \^dbg_rx_fifo_d_i\(23 downto 0);
  DBG_RX_FIFO_WR_EN_I <= \^dbg_rx_fifo_wr_en_i\;
  DBG_RX_RS_I <= \^dbg_rx_rs_i\;
  DBG_TX_RS_I <= \^dbg_tx_rs_i\;
  OE_L_int_reg <= \^oe_l_int_reg\;
  Q_O <= \^q_o\;
  dout(23 downto 0) <= \^dout\(23 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  in0 <= \^in0\;
  rd_en <= \^rd_en\;
  wr_en <= \^wr_en\;
Inst_Dcm: entity work.\_xilinx_top__xil_defaultlib_DCM\
     port map (
      CLK_100MHZ_I => CLK_100MHZ_I,
      CLK_12_288 => clk_12_288,
      Q(0) => Q(0),
      RESET => Inst_Dcm_n_0
    );
Inst_I2sRxFifo: entity work.\_xilinx_top__fifo_32__xdcDup__1\
     port map (
      din(23 downto 0) => \^dbg_rx_fifo_d_i\(23 downto 0),
      dout(23 downto 0) => M_AXIS_S2MM_TDATA(23 downto 0),
      empty => \^empty\,
      full => RxFifoFull,
      rd_clk => AXI_L_aclk,
      rd_en => ram_empty_i_reg,
      rst => \^in0\,
      wr_clk => clk_12_288,
      wr_en => \^dbg_rx_fifo_wr_en_i\
    );
Inst_I2sRxFifo_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \I2S_FIFO_CONTROL_REG_reg[31]\(2),
      I1 => M_AXIS_S2MM_ARESETN,
      O => \^in0\
    );
Inst_I2sRxTx: entity work.\_xilinx_top__i2s_ctl\
     port map (
      \BCLK_Fall1__0\ => \BCLK_Fall1__0\,
      BCLK_I => BCLK_I,
      BCLK_O => BCLK_O,
      CLK_12_288 => clk_12_288,
      CO(0) => Cnt_Bclk0,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(23 downto 0) => \^dbg_rx_fifo_d_i\(23 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(23 downto 0) => \^dout\(23 downto 0),
      LRCLK => LRCLK,
      LRCLK_I => LRCLK_I,
      LRCLK_O => LRCLK_O,
      \LRCLK_int__0\ => \LRCLK_int__0\,
      Q_O => Rst_Int_sync,
      Q_O_reg => \^oe_l_int_reg\,
      Q_O_reg_0 => \^dbg_tx_rs_i\,
      Q_O_reg_1 => \^dbg_rx_rs_i\,
      Q_O_reg_2 => Inst_SyncBit_CTL_MM_n_1,
      SDATA_I => SDATA_I,
      SDATA_O => SDATA_O,
      SR(0) => Inst_Rst_Sync_RST_n_0,
      dout(3 downto 0) => SamplingFrequncy(3 downto 0),
      \gic0.gc0.count_reg[11]\ => \^dbg_rx_fifo_wr_en_i\,
      rd_en => \^rd_en\
    );
Inst_I2sTxFifo: entity work.\_xilinx_top__fifo_32\
     port map (
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => \^dout\(23 downto 0),
      empty => \^d\(0),
      full => \^full\,
      rd_clk => clk_12_288,
      rd_en => \^rd_en\,
      rst => \^q_o\,
      wr_clk => AXI_L_aclk,
      wr_en => \^wr_en\
    );
Inst_I2sTxFifo_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404F40"
    )
        port map (
      I0 => \^full\,
      I1 => S_AXIS_MM2S_TVALID,
      I2 => \I2S_STREAM_CONTROL_REG_reg[1]\(1),
      I3 => \I2S_FIFO_CONTROL_REG_reg[31]\(0),
      I4 => TxFifoWrEn_dly,
      O => \^wr_en\
    );
Inst_Rst_Sync_RST: entity work.\_xilinx_top__rst_sync__xdcDup__1\
     port map (
      CLK => clk_12_288,
      CO(0) => Cnt_Bclk0,
      Q_O => Rst_Int_sync,
      RST_I => Inst_Dcm_n_0,
      SR(0) => Inst_Rst_Sync_RST_n_0
    );
Inst_Rst_Sync_TX_RST: entity work.\_xilinx_top__rst_sync\
     port map (
      CLK_12_288 => clk_12_288,
      \I2S_FIFO_CONTROL_REG_reg[30]\(0) => \I2S_FIFO_CONTROL_REG_reg[31]\(1),
      Q_O => \^q_o\,
      S_AXIS_MM2S_ARESETN => S_AXIS_MM2S_ARESETN
    );
Inst_Sampling: entity work.\_xilinx_top__fifo_4\
     port map (
      din(3 downto 0) => \I2S_CLOCK_CONTROL_REG_reg[16]\(3 downto 0),
      dout(3 downto 0) => SamplingFrequncy(3 downto 0),
      empty => NLW_Inst_Sampling_empty_UNCONNECTED,
      full => NLW_Inst_Sampling_full_UNCONNECTED,
      rd_clk => clk_12_288,
      rd_en => '1',
      rst => Q(0),
      wr_clk => AXI_L_aclk,
      wr_en => '1'
    );
Inst_SyncBit_CTL_MM: entity work.\_xilinx_top__Sync_ff\
     port map (
      CLK_12_288 => clk_12_288,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => Inst_SyncBit_CTL_MM_n_1,
      \I2S_CLOCK_CONTROL_REG_reg[16]\(0) => \I2S_CLOCK_CONTROL_REG_reg[16]\(4),
      LRCLK => LRCLK,
      LRCLK_I => LRCLK_I,
      \LRCLK_int__0\ => \LRCLK_int__0\,
      OE_L_int_reg => \^oe_l_int_reg\,
      Q_O_reg_0 => \^dbg_rx_rs_i\,
      Q_O_reg_1 => \^dbg_tx_rs_i\
    );
Inst_SyncBit_RX_RS: entity work.\_xilinx_top__Sync_ff_0\
     port map (
      \BCLK_Fall1__0\ => \BCLK_Fall1__0\,
      CLK_12_288 => clk_12_288,
      \Data_In_int_reg[8]\ => \^dbg_rx_rs_i\,
      \I2S_TRANSFER_CONTROL_REG_reg[1]\(0) => \I2S_TRANSFER_CONTROL_REG_reg[1]\(1),
      Q_O_reg_0 => \^dbg_tx_rs_i\
    );
Inst_SyncBit_Rx_Full: entity work.\_xilinx_top__Sync_ff_1\
     port map (
      AXI_L_aclk => AXI_L_aclk,
      D(0) => RxFifoFull,
      \I2S_STATUS_REG_reg[17]\(0) => \I2S_STATUS_REG_reg[17]\(1)
    );
Inst_SyncBit_TX_RS: entity work.\_xilinx_top__Sync_ff_2\
     port map (
      CLK_12_288 => clk_12_288,
      \Data_In_int_reg[8]\ => \^dbg_tx_rs_i\,
      \I2S_TRANSFER_CONTROL_REG_reg[0]\(0) => \I2S_TRANSFER_CONTROL_REG_reg[1]\(0)
    );
Inst_SyncBit_Tx_Empty: entity work.\_xilinx_top__Sync_ff_3\
     port map (
      AXI_L_aclk => AXI_L_aclk,
      D(0) => \^d\(0),
      \I2S_STATUS_REG_reg[0]\(0) => \I2S_STATUS_REG_reg[17]\(0)
    );
M_AXIS_S2MM_TVALID_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^empty\,
      I1 => \nr_of_wr_reg[20]\(0),
      I2 => \I2S_STREAM_CONTROL_REG_reg[1]\(0),
      O => M_AXIS_S2MM_TVALID
    );
ODDR_inst: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "OPPOSITE_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => clk_12_288,
      CE => '1',
      D1 => '1',
      D2 => '0',
      Q => MCLK_O,
      R => NLW_ODDR_inst_R_UNCONNECTED,
      S => NLW_ODDR_inst_S_UNCONNECTED
    );
S_AXIS_MM2S_TREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \I2S_STREAM_CONTROL_REG_reg[1]\(1),
      I1 => \^full\,
      O => S_AXIS_MM2S_TREADY
    );
\nr_of_rd[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FFFFFF"
    )
        port map (
      I0 => \^full\,
      I1 => CO(0),
      I2 => S_AXIS_MM2S_TVALID,
      I3 => S_AXIS_MM2S_ARESETN,
      I4 => \I2S_STREAM_CONTROL_REG_reg[1]\(1),
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__d_axi_i2s_audio_v2_0_AXI_L\ is
  port (
    AXI_L_rvalid : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXIS_MM2S_TREADY : out STD_LOGIC;
    M_AXIS_S2MM_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    MCLK_O : out STD_LOGIC;
    BCLK_T : out STD_LOGIC;
    BCLK_O : out STD_LOGIC;
    LRCLK_O : out STD_LOGIC;
    SDATA_O : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    AXI_L_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXIS_S2MM_TVALID : out STD_LOGIC;
    M_AXIS_S2MM_TLAST : out STD_LOGIC;
    AXI_L_bvalid : out STD_LOGIC;
    BCLK_I : in STD_LOGIC;
    SDATA_I : in STD_LOGIC;
    M_AXIS_S2MM_ARESETN : in STD_LOGIC;
    AXI_L_arvalid : in STD_LOGIC;
    AXI_L_aresetn : in STD_LOGIC;
    S_AXIS_MM2S_ARESETN : in STD_LOGIC;
    AXI_L_aclk : in STD_LOGIC;
    CLK_100MHZ_I : in STD_LOGIC;
    LRCLK_I : in STD_LOGIC;
    S_AXIS_MM2S_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXIS_MM2S_ACLK : in STD_LOGIC;
    M_AXIS_S2MM_ACLK : in STD_LOGIC;
    AXI_L_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_L_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_L_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXIS_MM2S_TVALID : in STD_LOGIC;
    M_AXIS_S2MM_TREADY : in STD_LOGIC;
    AXI_L_wvalid : in STD_LOGIC;
    AXI_L_awvalid : in STD_LOGIC;
    AXI_L_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_L_bready : in STD_LOGIC;
    AXI_L_rready : in STD_LOGIC
  );
end \_xilinx_top__d_axi_i2s_audio_v2_0_AXI_L\;

architecture STRUCTURE of \_xilinx_top__d_axi_i2s_audio_v2_0_AXI_L\ is
  signal \^axi_l_bvalid\ : STD_LOGIC;
  signal \^axi_l_rvalid\ : STD_LOGIC;
  signal CTL_MASTER_MODE_I : STD_LOGIC;
  signal DBG_RX_FIFO_D_I : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of DBG_RX_FIFO_D_I : signal is "true";
  signal DBG_RX_FIFO_D_O : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute RTL_KEEP of DBG_RX_FIFO_D_O : signal is "true";
  signal DBG_RX_FIFO_EMPTY_O : STD_LOGIC;
  attribute RTL_KEEP of DBG_RX_FIFO_EMPTY_O : signal is "true";
  signal DBG_RX_FIFO_FULL_O : STD_LOGIC;
  attribute RTL_KEEP of DBG_RX_FIFO_FULL_O : signal is "true";
  signal DBG_RX_FIFO_RD_EN_I : STD_LOGIC;
  attribute RTL_KEEP of DBG_RX_FIFO_RD_EN_I : signal is "true";
  signal DBG_RX_FIFO_RST_I : STD_LOGIC;
  attribute RTL_KEEP of DBG_RX_FIFO_RST_I : signal is "true";
  signal DBG_RX_FIFO_WR_EN_I : STD_LOGIC;
  attribute RTL_KEEP of DBG_RX_FIFO_WR_EN_I : signal is "true";
  signal DBG_RX_RS_I : STD_LOGIC;
  attribute RTL_KEEP of DBG_RX_RS_I : signal is "true";
  signal DBG_TX_FIFO_D_I : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute RTL_KEEP of DBG_TX_FIFO_D_I : signal is "true";
  signal DBG_TX_FIFO_D_O : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute RTL_KEEP of DBG_TX_FIFO_D_O : signal is "true";
  signal DBG_TX_FIFO_EMPTY_O : STD_LOGIC;
  attribute RTL_KEEP of DBG_TX_FIFO_EMPTY_O : signal is "true";
  signal DBG_TX_FIFO_FULL_O : STD_LOGIC;
  attribute RTL_KEEP of DBG_TX_FIFO_FULL_O : signal is "true";
  signal DBG_TX_FIFO_RD_EN_I : STD_LOGIC;
  attribute RTL_KEEP of DBG_TX_FIFO_RD_EN_I : signal is "true";
  signal DBG_TX_FIFO_RST_I : STD_LOGIC;
  attribute RTL_KEEP of DBG_TX_FIFO_RST_I : signal is "true";
  signal DBG_TX_FIFO_WR_EN_I : STD_LOGIC;
  attribute RTL_KEEP of DBG_TX_FIFO_WR_EN_I : signal is "true";
  signal DBG_TX_RS_I : STD_LOGIC;
  attribute RTL_KEEP of DBG_TX_RS_I : signal is "true";
  signal I2S_CLOCK_CONTROL_REG : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \I2S_CLOCK_CONTROL_REG[15]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_CLOCK_CONTROL_REG[23]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_CLOCK_CONTROL_REG[31]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_CLOCK_CONTROL_REG[7]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_CLOCK_CONTROL_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \I2S_CLOCK_CONTROL_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \I2S_CLOCK_CONTROL_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \I2S_CLOCK_CONTROL_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG[15]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG[23]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG[31]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG[7]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[10]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[11]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[12]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[13]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[14]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[15]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[16]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[17]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[18]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[19]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[20]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[21]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[22]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[23]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[24]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[25]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[26]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[27]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[28]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[29]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[30]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[31]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[8]\ : STD_LOGIC;
  signal \I2S_DATA_IN_REG_reg_n_0_[9]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[10]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[11]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[12]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[13]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[14]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[15]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[16]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[17]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[18]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[19]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[20]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[21]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[22]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[23]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[8]\ : STD_LOGIC;
  signal \I2S_DATA_OUT_REG_reg_n_0_[9]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG[15]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG[23]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG[31]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG[7]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[10]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[11]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[12]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[13]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[14]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[15]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[16]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[17]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[18]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[19]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[20]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[21]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[22]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[23]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[24]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[25]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[26]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[27]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[28]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[29]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[2]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[31]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[3]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[4]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[5]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[6]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[7]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[8]\ : STD_LOGIC;
  signal \I2S_FIFO_CONTROL_REG_reg_n_0_[9]\ : STD_LOGIC;
  signal I2S_PERIOD_COUNT_REG : STD_LOGIC_VECTOR ( 31 downto 21 );
  signal \I2S_PERIOD_COUNT_REG[15]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_PERIOD_COUNT_REG[23]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_PERIOD_COUNT_REG[31]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_PERIOD_COUNT_REG[7]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_PERIOD_COUNT_REG__0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal I2S_RESET_REG : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \I2S_RESET_REG[15]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_RESET_REG[23]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_RESET_REG[31]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_RESET_REG[31]_i_2_n_0\ : STD_LOGIC;
  signal \I2S_RESET_REG[7]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_RESET_REG__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \I2S_STATUS_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \I2S_STATUS_REG_reg_n_0_[16]\ : STD_LOGIC;
  signal \I2S_STATUS_REG_reg_n_0_[17]\ : STD_LOGIC;
  signal \I2S_STATUS_REG_reg_n_0_[1]\ : STD_LOGIC;
  signal I2S_STREAM_CONTROL_REG : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \I2S_STREAM_CONTROL_REG[15]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_STREAM_CONTROL_REG[23]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_STREAM_CONTROL_REG[31]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_STREAM_CONTROL_REG[7]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_STREAM_CONTROL_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal I2S_TRANSFER_CONTROL_REG : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0\ : STD_LOGIC;
  signal \I2S_TRANSFER_CONTROL_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal Inst_I2sCtl_n_87 : STD_LOGIC;
  signal RX_FIFO_FULL_O : STD_LOGIC;
  signal RX_RS_I : STD_LOGIC;
  signal RX_STREAM_EN_I : STD_LOGIC;
  signal RxFifoRdEn_dly : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal TX_FIFO_EMPTY_O : STD_LOGIC;
  signal TxFifoWrEn_dly : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal gtOp : STD_LOGIC;
  signal gtOp1_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal slv_reg9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg9[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[7]_i_1_n_0\ : STD_LOGIC;
begin
  AXI_L_bvalid <= \^axi_l_bvalid\;
  AXI_L_rvalid <= \^axi_l_rvalid\;
  M_AXIS_S2MM_TDATA(23 downto 0) <= DBG_RX_FIFO_D_O(23 downto 0);
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
\I2S_CLOCK_CONTROL_REG[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(1),
      O => \I2S_CLOCK_CONTROL_REG[15]_i_1_n_0\
    );
\I2S_CLOCK_CONTROL_REG[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(2),
      O => \I2S_CLOCK_CONTROL_REG[23]_i_1_n_0\
    );
\I2S_CLOCK_CONTROL_REG[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(3),
      O => \I2S_CLOCK_CONTROL_REG[31]_i_1_n_0\
    );
\I2S_CLOCK_CONTROL_REG[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(0),
      O => \I2S_CLOCK_CONTROL_REG[7]_i_1_n_0\
    );
\I2S_CLOCK_CONTROL_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(0),
      Q => \I2S_CLOCK_CONTROL_REG_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(10),
      Q => I2S_CLOCK_CONTROL_REG(10),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(11),
      Q => I2S_CLOCK_CONTROL_REG(11),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(12),
      Q => I2S_CLOCK_CONTROL_REG(12),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(13),
      Q => I2S_CLOCK_CONTROL_REG(13),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(14),
      Q => I2S_CLOCK_CONTROL_REG(14),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(15),
      Q => I2S_CLOCK_CONTROL_REG(15),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(16),
      Q => CTL_MASTER_MODE_I,
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(17),
      Q => I2S_CLOCK_CONTROL_REG(17),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(18),
      Q => I2S_CLOCK_CONTROL_REG(18),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(19),
      Q => I2S_CLOCK_CONTROL_REG(19),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(1),
      Q => \I2S_CLOCK_CONTROL_REG_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(20),
      Q => I2S_CLOCK_CONTROL_REG(20),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(21),
      Q => I2S_CLOCK_CONTROL_REG(21),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(22),
      Q => I2S_CLOCK_CONTROL_REG(22),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(23),
      Q => I2S_CLOCK_CONTROL_REG(23),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(24),
      Q => I2S_CLOCK_CONTROL_REG(24),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(25),
      Q => I2S_CLOCK_CONTROL_REG(25),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(26),
      Q => I2S_CLOCK_CONTROL_REG(26),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(27),
      Q => I2S_CLOCK_CONTROL_REG(27),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(28),
      Q => I2S_CLOCK_CONTROL_REG(28),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(29),
      Q => I2S_CLOCK_CONTROL_REG(29),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(2),
      Q => \I2S_CLOCK_CONTROL_REG_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(30),
      Q => I2S_CLOCK_CONTROL_REG(30),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(31),
      Q => I2S_CLOCK_CONTROL_REG(31),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(3),
      Q => \I2S_CLOCK_CONTROL_REG_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(4),
      Q => I2S_CLOCK_CONTROL_REG(4),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(5),
      Q => I2S_CLOCK_CONTROL_REG(5),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(6),
      Q => I2S_CLOCK_CONTROL_REG(6),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(7),
      Q => I2S_CLOCK_CONTROL_REG(7),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(8),
      Q => I2S_CLOCK_CONTROL_REG(8),
      R => axi_awready_i_1_n_0
    );
\I2S_CLOCK_CONTROL_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_CLOCK_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(9),
      Q => I2S_CLOCK_CONTROL_REG(9),
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(1),
      O => \I2S_DATA_IN_REG[15]_i_1_n_0\
    );
\I2S_DATA_IN_REG[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(2),
      O => \I2S_DATA_IN_REG[23]_i_1_n_0\
    );
\I2S_DATA_IN_REG[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(3),
      O => \I2S_DATA_IN_REG[31]_i_1_n_0\
    );
\I2S_DATA_IN_REG[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(0),
      O => \I2S_DATA_IN_REG[7]_i_1_n_0\
    );
\I2S_DATA_IN_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(0),
      Q => \I2S_DATA_IN_REG_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(10),
      Q => \I2S_DATA_IN_REG_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(11),
      Q => \I2S_DATA_IN_REG_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(12),
      Q => \I2S_DATA_IN_REG_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(13),
      Q => \I2S_DATA_IN_REG_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(14),
      Q => \I2S_DATA_IN_REG_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(15),
      Q => \I2S_DATA_IN_REG_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(16),
      Q => \I2S_DATA_IN_REG_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(17),
      Q => \I2S_DATA_IN_REG_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(18),
      Q => \I2S_DATA_IN_REG_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(19),
      Q => \I2S_DATA_IN_REG_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(1),
      Q => \I2S_DATA_IN_REG_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(20),
      Q => \I2S_DATA_IN_REG_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(21),
      Q => \I2S_DATA_IN_REG_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(22),
      Q => \I2S_DATA_IN_REG_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(23),
      Q => \I2S_DATA_IN_REG_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(24),
      Q => \I2S_DATA_IN_REG_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(25),
      Q => \I2S_DATA_IN_REG_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(26),
      Q => \I2S_DATA_IN_REG_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(27),
      Q => \I2S_DATA_IN_REG_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(28),
      Q => \I2S_DATA_IN_REG_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(29),
      Q => \I2S_DATA_IN_REG_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(2),
      Q => \I2S_DATA_IN_REG_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(30),
      Q => \I2S_DATA_IN_REG_reg_n_0_[30]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(31),
      Q => \I2S_DATA_IN_REG_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(3),
      Q => \I2S_DATA_IN_REG_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(4),
      Q => \I2S_DATA_IN_REG_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(5),
      Q => \I2S_DATA_IN_REG_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(6),
      Q => \I2S_DATA_IN_REG_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(7),
      Q => \I2S_DATA_IN_REG_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(8),
      Q => \I2S_DATA_IN_REG_reg_n_0_[8]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_IN_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_DATA_IN_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(9),
      Q => \I2S_DATA_IN_REG_reg_n_0_[9]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(0),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(10),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(11),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(12),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(13),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(14),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(15),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(16),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(17),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(18),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(19),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(1),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(20),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(21),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(22),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(23),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(2),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(3),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(4),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(5),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(6),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(7),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(8),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[8]\,
      R => axi_awready_i_1_n_0
    );
\I2S_DATA_OUT_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_D_O(9),
      Q => \I2S_DATA_OUT_REG_reg_n_0_[9]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(1),
      O => \I2S_FIFO_CONTROL_REG[15]_i_1_n_0\
    );
\I2S_FIFO_CONTROL_REG[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(2),
      O => \I2S_FIFO_CONTROL_REG[23]_i_1_n_0\
    );
\I2S_FIFO_CONTROL_REG[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(3),
      O => \I2S_FIFO_CONTROL_REG[31]_i_1_n_0\
    );
\I2S_FIFO_CONTROL_REG[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(0),
      O => \I2S_FIFO_CONTROL_REG[7]_i_1_n_0\
    );
\I2S_FIFO_CONTROL_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(0),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(10),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[10]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(11),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[11]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(12),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[12]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(13),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[13]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(14),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[14]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(15),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[15]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(16),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(17),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(18),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[18]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(19),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[19]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(1),
      Q => p_0_in1_in,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(20),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[20]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(21),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[21]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(22),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[22]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(23),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[23]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(24),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[24]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(25),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[25]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(26),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[26]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(27),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[27]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(28),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[28]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(29),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[29]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(2),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[2]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(30),
      Q => p_0_in0_in,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(31),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[31]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(3),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[3]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(4),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[4]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(5),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[5]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(6),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[6]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(7),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[7]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(8),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[8]\,
      R => axi_awready_i_1_n_0
    );
\I2S_FIFO_CONTROL_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_FIFO_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(9),
      Q => \I2S_FIFO_CONTROL_REG_reg_n_0_[9]\,
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(1),
      O => \I2S_PERIOD_COUNT_REG[15]_i_1_n_0\
    );
\I2S_PERIOD_COUNT_REG[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(2),
      O => \I2S_PERIOD_COUNT_REG[23]_i_1_n_0\
    );
\I2S_PERIOD_COUNT_REG[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(3),
      O => \I2S_PERIOD_COUNT_REG[31]_i_1_n_0\
    );
\I2S_PERIOD_COUNT_REG[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(0),
      O => \I2S_PERIOD_COUNT_REG[7]_i_1_n_0\
    );
\I2S_PERIOD_COUNT_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(0),
      Q => \I2S_PERIOD_COUNT_REG__0\(0),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(10),
      Q => \I2S_PERIOD_COUNT_REG__0\(10),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(11),
      Q => \I2S_PERIOD_COUNT_REG__0\(11),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(12),
      Q => \I2S_PERIOD_COUNT_REG__0\(12),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(13),
      Q => \I2S_PERIOD_COUNT_REG__0\(13),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(14),
      Q => \I2S_PERIOD_COUNT_REG__0\(14),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(15),
      Q => \I2S_PERIOD_COUNT_REG__0\(15),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(16),
      Q => \I2S_PERIOD_COUNT_REG__0\(16),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(17),
      Q => \I2S_PERIOD_COUNT_REG__0\(17),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(18),
      Q => \I2S_PERIOD_COUNT_REG__0\(18),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(19),
      Q => \I2S_PERIOD_COUNT_REG__0\(19),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(1),
      Q => \I2S_PERIOD_COUNT_REG__0\(1),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(20),
      Q => \I2S_PERIOD_COUNT_REG__0\(20),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(21),
      Q => I2S_PERIOD_COUNT_REG(21),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(22),
      Q => I2S_PERIOD_COUNT_REG(22),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(23),
      Q => I2S_PERIOD_COUNT_REG(23),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(24),
      Q => I2S_PERIOD_COUNT_REG(24),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(25),
      Q => I2S_PERIOD_COUNT_REG(25),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(26),
      Q => I2S_PERIOD_COUNT_REG(26),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(27),
      Q => I2S_PERIOD_COUNT_REG(27),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(28),
      Q => I2S_PERIOD_COUNT_REG(28),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(29),
      Q => I2S_PERIOD_COUNT_REG(29),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(2),
      Q => \I2S_PERIOD_COUNT_REG__0\(2),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(30),
      Q => I2S_PERIOD_COUNT_REG(30),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(31),
      Q => I2S_PERIOD_COUNT_REG(31),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(3),
      Q => \I2S_PERIOD_COUNT_REG__0\(3),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(4),
      Q => \I2S_PERIOD_COUNT_REG__0\(4),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(5),
      Q => \I2S_PERIOD_COUNT_REG__0\(5),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(6),
      Q => \I2S_PERIOD_COUNT_REG__0\(6),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(7),
      Q => \I2S_PERIOD_COUNT_REG__0\(7),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(8),
      Q => \I2S_PERIOD_COUNT_REG__0\(8),
      R => axi_awready_i_1_n_0
    );
\I2S_PERIOD_COUNT_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_PERIOD_COUNT_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(9),
      Q => \I2S_PERIOD_COUNT_REG__0\(9),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(1),
      O => \I2S_RESET_REG[15]_i_1_n_0\
    );
\I2S_RESET_REG[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(2),
      O => \I2S_RESET_REG[23]_i_1_n_0\
    );
\I2S_RESET_REG[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(3),
      O => \I2S_RESET_REG[31]_i_1_n_0\
    );
\I2S_RESET_REG[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => AXI_L_awvalid,
      I2 => AXI_L_wvalid,
      I3 => \^s_axi_wready\,
      O => \I2S_RESET_REG[31]_i_2_n_0\
    );
\I2S_RESET_REG[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(0),
      O => \I2S_RESET_REG[7]_i_1_n_0\
    );
\I2S_RESET_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(0),
      Q => I2S_RESET_REG(0),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(10),
      Q => \I2S_RESET_REG__0\(10),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(11),
      Q => \I2S_RESET_REG__0\(11),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(12),
      Q => \I2S_RESET_REG__0\(12),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(13),
      Q => \I2S_RESET_REG__0\(13),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(14),
      Q => \I2S_RESET_REG__0\(14),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(15),
      Q => \I2S_RESET_REG__0\(15),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(16),
      Q => \I2S_RESET_REG__0\(16),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(17),
      Q => \I2S_RESET_REG__0\(17),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(18),
      Q => \I2S_RESET_REG__0\(18),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(19),
      Q => \I2S_RESET_REG__0\(19),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(1),
      Q => \I2S_RESET_REG__0\(1),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(20),
      Q => \I2S_RESET_REG__0\(20),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(21),
      Q => \I2S_RESET_REG__0\(21),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(22),
      Q => \I2S_RESET_REG__0\(22),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(23),
      Q => \I2S_RESET_REG__0\(23),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(24),
      Q => \I2S_RESET_REG__0\(24),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(25),
      Q => \I2S_RESET_REG__0\(25),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(26),
      Q => \I2S_RESET_REG__0\(26),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(27),
      Q => \I2S_RESET_REG__0\(27),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(28),
      Q => \I2S_RESET_REG__0\(28),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(29),
      Q => \I2S_RESET_REG__0\(29),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(2),
      Q => \I2S_RESET_REG__0\(2),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(30),
      Q => \I2S_RESET_REG__0\(30),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(31),
      Q => \I2S_RESET_REG__0\(31),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(3),
      Q => \I2S_RESET_REG__0\(3),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(4),
      Q => \I2S_RESET_REG__0\(4),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(5),
      Q => \I2S_RESET_REG__0\(5),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(6),
      Q => \I2S_RESET_REG__0\(6),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(7),
      Q => \I2S_RESET_REG__0\(7),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(8),
      Q => \I2S_RESET_REG__0\(8),
      R => axi_awready_i_1_n_0
    );
\I2S_RESET_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_RESET_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(9),
      Q => \I2S_RESET_REG__0\(9),
      R => axi_awready_i_1_n_0
    );
\I2S_STATUS_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => TX_FIFO_EMPTY_O,
      Q => \I2S_STATUS_REG_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\I2S_STATUS_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_RX_FIFO_EMPTY_O,
      Q => \I2S_STATUS_REG_reg_n_0_[16]\,
      R => axi_awready_i_1_n_0
    );
\I2S_STATUS_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => RX_FIFO_FULL_O,
      Q => \I2S_STATUS_REG_reg_n_0_[17]\,
      R => axi_awready_i_1_n_0
    );
\I2S_STATUS_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => DBG_TX_FIFO_FULL_O,
      Q => \I2S_STATUS_REG_reg_n_0_[1]\,
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(1),
      O => \I2S_STREAM_CONTROL_REG[15]_i_1_n_0\
    );
\I2S_STREAM_CONTROL_REG[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(2),
      O => \I2S_STREAM_CONTROL_REG[23]_i_1_n_0\
    );
\I2S_STREAM_CONTROL_REG[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(3),
      O => \I2S_STREAM_CONTROL_REG[31]_i_1_n_0\
    );
\I2S_STREAM_CONTROL_REG[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(0),
      O => \I2S_STREAM_CONTROL_REG[7]_i_1_n_0\
    );
\I2S_STREAM_CONTROL_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(0),
      Q => \I2S_STREAM_CONTROL_REG_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(10),
      Q => I2S_STREAM_CONTROL_REG(10),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(11),
      Q => I2S_STREAM_CONTROL_REG(11),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(12),
      Q => I2S_STREAM_CONTROL_REG(12),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(13),
      Q => I2S_STREAM_CONTROL_REG(13),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(14),
      Q => I2S_STREAM_CONTROL_REG(14),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(15),
      Q => I2S_STREAM_CONTROL_REG(15),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(16),
      Q => I2S_STREAM_CONTROL_REG(16),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(17),
      Q => I2S_STREAM_CONTROL_REG(17),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(18),
      Q => I2S_STREAM_CONTROL_REG(18),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(19),
      Q => I2S_STREAM_CONTROL_REG(19),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(1),
      Q => RX_STREAM_EN_I,
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(20),
      Q => I2S_STREAM_CONTROL_REG(20),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(21),
      Q => I2S_STREAM_CONTROL_REG(21),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(22),
      Q => I2S_STREAM_CONTROL_REG(22),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(23),
      Q => I2S_STREAM_CONTROL_REG(23),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(24),
      Q => I2S_STREAM_CONTROL_REG(24),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(25),
      Q => I2S_STREAM_CONTROL_REG(25),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(26),
      Q => I2S_STREAM_CONTROL_REG(26),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(27),
      Q => I2S_STREAM_CONTROL_REG(27),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(28),
      Q => I2S_STREAM_CONTROL_REG(28),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(29),
      Q => I2S_STREAM_CONTROL_REG(29),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(2),
      Q => I2S_STREAM_CONTROL_REG(2),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(30),
      Q => I2S_STREAM_CONTROL_REG(30),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(31),
      Q => I2S_STREAM_CONTROL_REG(31),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(3),
      Q => I2S_STREAM_CONTROL_REG(3),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(4),
      Q => I2S_STREAM_CONTROL_REG(4),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(5),
      Q => I2S_STREAM_CONTROL_REG(5),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(6),
      Q => I2S_STREAM_CONTROL_REG(6),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(7),
      Q => I2S_STREAM_CONTROL_REG(7),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(8),
      Q => I2S_STREAM_CONTROL_REG(8),
      R => axi_awready_i_1_n_0
    );
\I2S_STREAM_CONTROL_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_STREAM_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(9),
      Q => I2S_STREAM_CONTROL_REG(9),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(1),
      O => \I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0\
    );
\I2S_TRANSFER_CONTROL_REG[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(2),
      O => \I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0\
    );
\I2S_TRANSFER_CONTROL_REG[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(3),
      O => \I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0\
    );
\I2S_TRANSFER_CONTROL_REG[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(0),
      O => \I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0\
    );
\I2S_TRANSFER_CONTROL_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(0),
      Q => \I2S_TRANSFER_CONTROL_REG_reg_n_0_[0]\,
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(10),
      Q => I2S_TRANSFER_CONTROL_REG(10),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(11),
      Q => I2S_TRANSFER_CONTROL_REG(11),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(12),
      Q => I2S_TRANSFER_CONTROL_REG(12),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(13),
      Q => I2S_TRANSFER_CONTROL_REG(13),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(14),
      Q => I2S_TRANSFER_CONTROL_REG(14),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(15),
      Q => I2S_TRANSFER_CONTROL_REG(15),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(16),
      Q => I2S_TRANSFER_CONTROL_REG(16),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(17),
      Q => I2S_TRANSFER_CONTROL_REG(17),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(18),
      Q => I2S_TRANSFER_CONTROL_REG(18),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(19),
      Q => I2S_TRANSFER_CONTROL_REG(19),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(1),
      Q => RX_RS_I,
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(20),
      Q => I2S_TRANSFER_CONTROL_REG(20),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(21),
      Q => I2S_TRANSFER_CONTROL_REG(21),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(22),
      Q => I2S_TRANSFER_CONTROL_REG(22),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[23]_i_1_n_0\,
      D => AXI_L_wdata(23),
      Q => I2S_TRANSFER_CONTROL_REG(23),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(24),
      Q => I2S_TRANSFER_CONTROL_REG(24),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(25),
      Q => I2S_TRANSFER_CONTROL_REG(25),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(26),
      Q => I2S_TRANSFER_CONTROL_REG(26),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(27),
      Q => I2S_TRANSFER_CONTROL_REG(27),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(28),
      Q => I2S_TRANSFER_CONTROL_REG(28),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(29),
      Q => I2S_TRANSFER_CONTROL_REG(29),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(2),
      Q => I2S_TRANSFER_CONTROL_REG(2),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(30),
      Q => I2S_TRANSFER_CONTROL_REG(30),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[31]_i_1_n_0\,
      D => AXI_L_wdata(31),
      Q => I2S_TRANSFER_CONTROL_REG(31),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(3),
      Q => I2S_TRANSFER_CONTROL_REG(3),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(4),
      Q => I2S_TRANSFER_CONTROL_REG(4),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(5),
      Q => I2S_TRANSFER_CONTROL_REG(5),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(6),
      Q => I2S_TRANSFER_CONTROL_REG(6),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[7]_i_1_n_0\,
      D => AXI_L_wdata(7),
      Q => I2S_TRANSFER_CONTROL_REG(7),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(8),
      Q => I2S_TRANSFER_CONTROL_REG(8),
      R => axi_awready_i_1_n_0
    );
\I2S_TRANSFER_CONTROL_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \I2S_TRANSFER_CONTROL_REG[15]_i_1_n_0\,
      D => AXI_L_wdata(9),
      Q => I2S_TRANSFER_CONTROL_REG(9),
      R => axi_awready_i_1_n_0
    );
Inst_I2sCtl: entity work.\_xilinx_top__i2s_rx_tx\
     port map (
      AXI_L_aclk => AXI_L_aclk,
      BCLK_I => BCLK_I,
      BCLK_O => BCLK_O,
      CLK_100MHZ_I => CLK_100MHZ_I,
      CO(0) => gtOp1_in,
      D(0) => DBG_TX_FIFO_EMPTY_O,
      DBG_RX_FIFO_D_I(23 downto 0) => DBG_RX_FIFO_D_I(23 downto 0),
      DBG_RX_FIFO_WR_EN_I => DBG_RX_FIFO_WR_EN_I,
      DBG_RX_RS_I => DBG_RX_RS_I,
      DBG_TX_RS_I => DBG_TX_RS_I,
      E(0) => Inst_I2sCtl_n_87,
      \I2S_CLOCK_CONTROL_REG_reg[16]\(4) => CTL_MASTER_MODE_I,
      \I2S_CLOCK_CONTROL_REG_reg[16]\(3) => \I2S_CLOCK_CONTROL_REG_reg_n_0_[3]\,
      \I2S_CLOCK_CONTROL_REG_reg[16]\(2) => \I2S_CLOCK_CONTROL_REG_reg_n_0_[2]\,
      \I2S_CLOCK_CONTROL_REG_reg[16]\(1) => \I2S_CLOCK_CONTROL_REG_reg_n_0_[1]\,
      \I2S_CLOCK_CONTROL_REG_reg[16]\(0) => \I2S_CLOCK_CONTROL_REG_reg_n_0_[0]\,
      \I2S_FIFO_CONTROL_REG_reg[31]\(2) => \I2S_FIFO_CONTROL_REG_reg_n_0_[31]\,
      \I2S_FIFO_CONTROL_REG_reg[31]\(1) => p_0_in0_in,
      \I2S_FIFO_CONTROL_REG_reg[31]\(0) => \I2S_FIFO_CONTROL_REG_reg_n_0_[0]\,
      \I2S_STATUS_REG_reg[17]\(1) => RX_FIFO_FULL_O,
      \I2S_STATUS_REG_reg[17]\(0) => TX_FIFO_EMPTY_O,
      \I2S_STREAM_CONTROL_REG_reg[1]\(1) => RX_STREAM_EN_I,
      \I2S_STREAM_CONTROL_REG_reg[1]\(0) => \I2S_STREAM_CONTROL_REG_reg_n_0_[0]\,
      \I2S_TRANSFER_CONTROL_REG_reg[1]\(1) => RX_RS_I,
      \I2S_TRANSFER_CONTROL_REG_reg[1]\(0) => \I2S_TRANSFER_CONTROL_REG_reg_n_0_[0]\,
      LRCLK_I => LRCLK_I,
      LRCLK_O => LRCLK_O,
      MCLK_O => MCLK_O,
      M_AXIS_S2MM_ARESETN => M_AXIS_S2MM_ARESETN,
      M_AXIS_S2MM_TDATA(23 downto 0) => DBG_RX_FIFO_D_O(23 downto 0),
      M_AXIS_S2MM_TVALID => M_AXIS_S2MM_TVALID,
      OE_L_int_reg => BCLK_T,
      Q(0) => I2S_RESET_REG(0),
      Q_O => DBG_TX_FIFO_RST_I,
      SDATA_I => SDATA_I,
      SDATA_O => SDATA_O,
      S_AXIS_MM2S_ARESETN => S_AXIS_MM2S_ARESETN,
      S_AXIS_MM2S_TREADY => S_AXIS_MM2S_TREADY,
      S_AXIS_MM2S_TVALID => S_AXIS_MM2S_TVALID,
      TxFifoWrEn_dly => TxFifoWrEn_dly,
      din(23 downto 0) => DBG_TX_FIFO_D_I(23 downto 0),
      dout(23 downto 0) => DBG_TX_FIFO_D_O(23 downto 0),
      empty => DBG_RX_FIFO_EMPTY_O,
      full => DBG_TX_FIFO_FULL_O,
      in0 => DBG_RX_FIFO_RST_I,
      \nr_of_wr_reg[20]\(0) => gtOp,
      ram_empty_i_reg => DBG_RX_FIFO_RD_EN_I,
      rd_en => DBG_TX_FIFO_RD_EN_I,
      wr_en => DBG_TX_FIFO_WR_EN_I
    );
Inst_I2sStream: entity work.\_xilinx_top__i2s_stream\
     port map (
      CO(0) => gtOp1_in,
      D(1) => DBG_RX_FIFO_EMPTY_O,
      D(0) => DBG_TX_FIFO_FULL_O,
      DBG_RX_FIFO_RD_EN_I => DBG_RX_FIFO_RD_EN_I,
      E(0) => Inst_I2sCtl_n_87,
      \I2S_DATA_IN_REG_reg[23]\(23) => \I2S_DATA_IN_REG_reg_n_0_[23]\,
      \I2S_DATA_IN_REG_reg[23]\(22) => \I2S_DATA_IN_REG_reg_n_0_[22]\,
      \I2S_DATA_IN_REG_reg[23]\(21) => \I2S_DATA_IN_REG_reg_n_0_[21]\,
      \I2S_DATA_IN_REG_reg[23]\(20) => \I2S_DATA_IN_REG_reg_n_0_[20]\,
      \I2S_DATA_IN_REG_reg[23]\(19) => \I2S_DATA_IN_REG_reg_n_0_[19]\,
      \I2S_DATA_IN_REG_reg[23]\(18) => \I2S_DATA_IN_REG_reg_n_0_[18]\,
      \I2S_DATA_IN_REG_reg[23]\(17) => \I2S_DATA_IN_REG_reg_n_0_[17]\,
      \I2S_DATA_IN_REG_reg[23]\(16) => \I2S_DATA_IN_REG_reg_n_0_[16]\,
      \I2S_DATA_IN_REG_reg[23]\(15) => \I2S_DATA_IN_REG_reg_n_0_[15]\,
      \I2S_DATA_IN_REG_reg[23]\(14) => \I2S_DATA_IN_REG_reg_n_0_[14]\,
      \I2S_DATA_IN_REG_reg[23]\(13) => \I2S_DATA_IN_REG_reg_n_0_[13]\,
      \I2S_DATA_IN_REG_reg[23]\(12) => \I2S_DATA_IN_REG_reg_n_0_[12]\,
      \I2S_DATA_IN_REG_reg[23]\(11) => \I2S_DATA_IN_REG_reg_n_0_[11]\,
      \I2S_DATA_IN_REG_reg[23]\(10) => \I2S_DATA_IN_REG_reg_n_0_[10]\,
      \I2S_DATA_IN_REG_reg[23]\(9) => \I2S_DATA_IN_REG_reg_n_0_[9]\,
      \I2S_DATA_IN_REG_reg[23]\(8) => \I2S_DATA_IN_REG_reg_n_0_[8]\,
      \I2S_DATA_IN_REG_reg[23]\(7) => \I2S_DATA_IN_REG_reg_n_0_[7]\,
      \I2S_DATA_IN_REG_reg[23]\(6) => \I2S_DATA_IN_REG_reg_n_0_[6]\,
      \I2S_DATA_IN_REG_reg[23]\(5) => \I2S_DATA_IN_REG_reg_n_0_[5]\,
      \I2S_DATA_IN_REG_reg[23]\(4) => \I2S_DATA_IN_REG_reg_n_0_[4]\,
      \I2S_DATA_IN_REG_reg[23]\(3) => \I2S_DATA_IN_REG_reg_n_0_[3]\,
      \I2S_DATA_IN_REG_reg[23]\(2) => \I2S_DATA_IN_REG_reg_n_0_[2]\,
      \I2S_DATA_IN_REG_reg[23]\(1) => \I2S_DATA_IN_REG_reg_n_0_[1]\,
      \I2S_DATA_IN_REG_reg[23]\(0) => \I2S_DATA_IN_REG_reg_n_0_[0]\,
      \I2S_FIFO_CONTROL_REG_reg[1]\(0) => p_0_in1_in,
      \I2S_PERIOD_COUNT_REG_reg[20]\(20 downto 0) => \I2S_PERIOD_COUNT_REG__0\(20 downto 0),
      M_AXIS_S2MM_ACLK => M_AXIS_S2MM_ACLK,
      M_AXIS_S2MM_ARESETN => M_AXIS_S2MM_ARESETN,
      M_AXIS_S2MM_TLAST => M_AXIS_S2MM_TLAST,
      M_AXIS_S2MM_TREADY => M_AXIS_S2MM_TREADY,
      Q(1) => RX_STREAM_EN_I,
      Q(0) => \I2S_STREAM_CONTROL_REG_reg_n_0_[0]\,
      RxFifoRdEn_dly => RxFifoRdEn_dly,
      S_AXIS_MM2S_ACLK => S_AXIS_MM2S_ACLK,
      S_AXIS_MM2S_ARESETN => S_AXIS_MM2S_ARESETN,
      S_AXIS_MM2S_TDATA(23 downto 0) => S_AXIS_MM2S_TDATA(23 downto 0),
      S_AXIS_MM2S_TVALID => S_AXIS_MM2S_TVALID,
      din(23 downto 0) => DBG_TX_FIFO_D_I(23 downto 0),
      \nr_of_wr_reg[0]_0\(0) => gtOp
    );
RxFifoRdEn_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => p_0_in1_in,
      Q => RxFifoRdEn_dly,
      R => '0'
    );
TxFifoWrEn_dly_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => \I2S_FIFO_CONTROL_REG_reg_n_0_[0]\,
      Q => TxFifoWrEn_dly,
      R => '0'
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_L_aclk,
      CE => axi_arready_i_1_n_0,
      D => AXI_L_araddr(0),
      Q => sel0(0),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_L_aclk,
      CE => axi_arready_i_1_n_0,
      D => AXI_L_araddr(1),
      Q => sel0(1),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_L_aclk,
      CE => axi_arready_i_1_n_0,
      D => AXI_L_araddr(2),
      Q => sel0(2),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => AXI_L_aclk,
      CE => axi_arready_i_1_n_0,
      D => AXI_L_araddr(3),
      Q => sel0(3),
      S => axi_awready_i_1_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => AXI_L_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s_axi_arready\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => axi_awready0,
      D => AXI_L_awaddr(0),
      Q => p_0_in_0(0),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => axi_awready0,
      D => AXI_L_awaddr(1),
      Q => p_0_in_0(1),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => axi_awready0,
      D => AXI_L_awaddr(2),
      Q => p_0_in_0(2),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => axi_awready0,
      D => AXI_L_awaddr(3),
      Q => p_0_in_0(3),
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => AXI_L_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => AXI_L_wvalid,
      I1 => AXI_L_awvalid,
      I2 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444444444444444"
    )
        port map (
      I0 => AXI_L_bready,
      I1 => \^axi_l_bvalid\,
      I2 => \^s_axi_awready\,
      I3 => AXI_L_awvalid,
      I4 => AXI_L_wvalid,
      I5 => \^s_axi_wready\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^axi_l_bvalid\,
      R => axi_awready_i_1_n_0
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[0]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[0]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[0]_i_1_n_0\
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[0]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[0]\,
      I2 => sel0(1),
      I3 => \I2S_TRANSFER_CONTROL_REG_reg_n_0_[0]\,
      I4 => sel0(0),
      I5 => I2S_RESET_REG(0),
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(0),
      I1 => \I2S_CLOCK_CONTROL_REG_reg_n_0_[0]\,
      I2 => sel0(1),
      I3 => \I2S_STATUS_REG_reg_n_0_[0]\,
      I4 => sel0(0),
      I5 => \I2S_DATA_OUT_REG_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \I2S_STREAM_CONTROL_REG_reg_n_0_[0]\,
      I1 => sel0(0),
      I2 => slv_reg9(0),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[10]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[10]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[10]_i_1_n_0\
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[10]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[10]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(10),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(10),
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(10),
      I1 => I2S_CLOCK_CONTROL_REG(10),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[10]\,
      I4 => sel0(0),
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(10),
      I1 => sel0(0),
      I2 => slv_reg9(10),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[11]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[11]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[11]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[11]_i_1_n_0\
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[11]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[11]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(11),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(11),
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(11),
      I1 => I2S_CLOCK_CONTROL_REG(11),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[11]\,
      I4 => sel0(0),
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(11),
      I1 => sel0(0),
      I2 => slv_reg9(11),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[12]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[12]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[12]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[12]_i_1_n_0\
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[12]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[12]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(12),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(12),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(12),
      I1 => I2S_CLOCK_CONTROL_REG(12),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[12]\,
      I4 => sel0(0),
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(12),
      I1 => sel0(0),
      I2 => slv_reg9(12),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[12]_i_4_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[13]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[13]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[13]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[13]_i_1_n_0\
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[13]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[13]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(13),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(13),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(13),
      I1 => I2S_CLOCK_CONTROL_REG(13),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[13]\,
      I4 => sel0(0),
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(13),
      I1 => sel0(0),
      I2 => slv_reg9(13),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[13]_i_4_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[14]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[14]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[14]_i_1_n_0\
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[14]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[14]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(14),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(14),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(14),
      I1 => I2S_CLOCK_CONTROL_REG(14),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[14]\,
      I4 => sel0(0),
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(14),
      I1 => sel0(0),
      I2 => slv_reg9(14),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[14]_i_4_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[15]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[15]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[15]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[15]_i_1_n_0\
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[15]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[15]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(15),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(15),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(15),
      I1 => I2S_CLOCK_CONTROL_REG(15),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[15]\,
      I4 => sel0(0),
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(15),
      I1 => sel0(0),
      I2 => slv_reg9(15),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[15]_i_4_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[16]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[16]_i_1_n_0\
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[16]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[16]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(16),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(16),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(16),
      I1 => CTL_MASTER_MODE_I,
      I2 => sel0(1),
      I3 => \I2S_STATUS_REG_reg_n_0_[16]\,
      I4 => sel0(0),
      I5 => \I2S_DATA_OUT_REG_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(16),
      I1 => sel0(0),
      I2 => slv_reg9(16),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[16]_i_4_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[17]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[17]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[17]_i_1_n_0\
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[17]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[17]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(17),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(17),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(17),
      I1 => I2S_CLOCK_CONTROL_REG(17),
      I2 => sel0(1),
      I3 => \I2S_STATUS_REG_reg_n_0_[17]\,
      I4 => sel0(0),
      I5 => \I2S_DATA_OUT_REG_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(17),
      I1 => sel0(0),
      I2 => slv_reg9(17),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[17]_i_4_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[18]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[18]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[18]_i_1_n_0\
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[18]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[18]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(18),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(18),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(18),
      I1 => I2S_CLOCK_CONTROL_REG(18),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[18]\,
      I4 => sel0(0),
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(18),
      I1 => sel0(0),
      I2 => slv_reg9(18),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[18]_i_4_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[19]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[19]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[19]_i_1_n_0\
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[19]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[19]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(19),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(19),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(19),
      I1 => I2S_CLOCK_CONTROL_REG(19),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[19]\,
      I4 => sel0(0),
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(19),
      I1 => sel0(0),
      I2 => slv_reg9(19),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[19]_i_4_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[1]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[1]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[1]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[1]_i_1_n_0\
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[1]\,
      I1 => p_0_in1_in,
      I2 => sel0(1),
      I3 => RX_RS_I,
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(1),
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(1),
      I1 => \I2S_CLOCK_CONTROL_REG_reg_n_0_[1]\,
      I2 => sel0(1),
      I3 => \I2S_STATUS_REG_reg_n_0_[1]\,
      I4 => sel0(0),
      I5 => \I2S_DATA_OUT_REG_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => RX_STREAM_EN_I,
      I1 => sel0(0),
      I2 => slv_reg9(1),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[20]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[20]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[20]_i_1_n_0\
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[20]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[20]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(20),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(20),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(20),
      I1 => I2S_CLOCK_CONTROL_REG(20),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[20]\,
      I4 => sel0(0),
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(20),
      I1 => sel0(0),
      I2 => slv_reg9(20),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[20]_i_4_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[21]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[21]_i_1_n_0\
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[21]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[21]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(21),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(21),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => I2S_PERIOD_COUNT_REG(21),
      I1 => I2S_CLOCK_CONTROL_REG(21),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[21]\,
      I4 => sel0(0),
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(21),
      I1 => sel0(0),
      I2 => slv_reg9(21),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[21]_i_4_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[22]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[22]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[22]_i_1_n_0\
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[22]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[22]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(22),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(22),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => I2S_PERIOD_COUNT_REG(22),
      I1 => I2S_CLOCK_CONTROL_REG(22),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[22]\,
      I4 => sel0(0),
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(22),
      I1 => sel0(0),
      I2 => slv_reg9(22),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[22]_i_4_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[23]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[23]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[23]_i_1_n_0\
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[23]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[23]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(23),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(23),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => I2S_PERIOD_COUNT_REG(23),
      I1 => I2S_CLOCK_CONTROL_REG(23),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[23]\,
      I4 => sel0(0),
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(23),
      I1 => sel0(0),
      I2 => slv_reg9(23),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[23]_i_4_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[24]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[24]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[24]_i_1_n_0\
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[24]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[24]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(24),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(24),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel0(1),
      I1 => I2S_CLOCK_CONTROL_REG(24),
      I2 => sel0(0),
      I3 => I2S_PERIOD_COUNT_REG(24),
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(24),
      I1 => sel0(0),
      I2 => slv_reg9(24),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[24]_i_4_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[25]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[25]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[25]_i_1_n_0\
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[25]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[25]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(25),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(25),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel0(1),
      I1 => I2S_CLOCK_CONTROL_REG(25),
      I2 => sel0(0),
      I3 => I2S_PERIOD_COUNT_REG(25),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(25),
      I1 => sel0(0),
      I2 => slv_reg9(25),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[25]_i_4_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[26]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[26]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[26]_i_1_n_0\
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[26]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[26]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(26),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(26),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel0(1),
      I1 => I2S_CLOCK_CONTROL_REG(26),
      I2 => sel0(0),
      I3 => I2S_PERIOD_COUNT_REG(26),
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(26),
      I1 => sel0(0),
      I2 => slv_reg9(26),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[26]_i_4_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[27]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[27]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[27]_i_1_n_0\
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[27]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[27]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(27),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(27),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel0(1),
      I1 => I2S_CLOCK_CONTROL_REG(27),
      I2 => sel0(0),
      I3 => I2S_PERIOD_COUNT_REG(27),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(27),
      I1 => sel0(0),
      I2 => slv_reg9(27),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[27]_i_4_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[28]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[28]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[28]_i_1_n_0\
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[28]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[28]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(28),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(28),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel0(1),
      I1 => I2S_CLOCK_CONTROL_REG(28),
      I2 => sel0(0),
      I3 => I2S_PERIOD_COUNT_REG(28),
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(28),
      I1 => sel0(0),
      I2 => slv_reg9(28),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[28]_i_4_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[29]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[29]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[29]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[29]_i_1_n_0\
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[29]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[29]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(29),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(29),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel0(1),
      I1 => I2S_CLOCK_CONTROL_REG(29),
      I2 => sel0(0),
      I3 => I2S_PERIOD_COUNT_REG(29),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(29),
      I1 => sel0(0),
      I2 => slv_reg9(29),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[29]_i_4_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[2]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[2]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[2]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[2]_i_1_n_0\
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[2]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[2]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(2),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(2),
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(2),
      I1 => \I2S_CLOCK_CONTROL_REG_reg_n_0_[2]\,
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[2]\,
      I4 => sel0(0),
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(2),
      I1 => sel0(0),
      I2 => slv_reg9(2),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[30]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[30]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[30]_i_1_n_0\
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[30]\,
      I1 => p_0_in0_in,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(30),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(30),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel0(1),
      I1 => I2S_CLOCK_CONTROL_REG(30),
      I2 => sel0(0),
      I3 => I2S_PERIOD_COUNT_REG(30),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(30),
      I1 => sel0(0),
      I2 => slv_reg9(30),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[30]_i_4_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => AXI_L_arvalid,
      I2 => \^axi_l_rvalid\,
      O => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[31]_i_3_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[31]_i_4_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[31]_i_5_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[31]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[31]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(31),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(31),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sel0(1),
      I1 => I2S_CLOCK_CONTROL_REG(31),
      I2 => sel0(0),
      I3 => I2S_PERIOD_COUNT_REG(31),
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(31),
      I1 => sel0(0),
      I2 => slv_reg9(31),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[31]_i_5_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^axi_l_rvalid\,
      I1 => AXI_L_arvalid,
      I2 => \^s_axi_arready\,
      I3 => AXI_L_aresetn,
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[3]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[3]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[3]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[3]_i_1_n_0\
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[3]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[3]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(3),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(3),
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(3),
      I1 => \I2S_CLOCK_CONTROL_REG_reg_n_0_[3]\,
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[3]\,
      I4 => sel0(0),
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(3),
      I1 => sel0(0),
      I2 => slv_reg9(3),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[4]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[4]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[4]_i_1_n_0\
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[4]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[4]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(4),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(4),
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(4),
      I1 => I2S_CLOCK_CONTROL_REG(4),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[4]\,
      I4 => sel0(0),
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(4),
      I1 => sel0(0),
      I2 => slv_reg9(4),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[5]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[5]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[5]_i_1_n_0\
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[5]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[5]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(5),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(5),
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(5),
      I1 => I2S_CLOCK_CONTROL_REG(5),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[5]\,
      I4 => sel0(0),
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(5),
      I1 => sel0(0),
      I2 => slv_reg9(5),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[6]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[6]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[6]_i_1_n_0\
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[6]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[6]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(6),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(6),
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(6),
      I1 => I2S_CLOCK_CONTROL_REG(6),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[6]\,
      I4 => sel0(0),
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(6),
      I1 => sel0(0),
      I2 => slv_reg9(6),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[7]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[7]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[7]_i_1_n_0\
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[7]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[7]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(7),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(7),
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(7),
      I1 => I2S_CLOCK_CONTROL_REG(7),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[7]\,
      I4 => sel0(0),
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(7),
      I1 => sel0(0),
      I2 => slv_reg9(7),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[8]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[8]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[8]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[8]_i_1_n_0\
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[8]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[8]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(8),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(8),
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(8),
      I1 => I2S_CLOCK_CONTROL_REG(8),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[8]\,
      I4 => sel0(0),
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(8),
      I1 => sel0(0),
      I2 => slv_reg9(8),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \axi_rdata[9]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[9]_i_3_n_0\,
      I3 => sel0(3),
      I4 => \axi_rdata[9]_i_4_n_0\,
      I5 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata[9]_i_1_n_0\
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \I2S_DATA_IN_REG_reg_n_0_[9]\,
      I1 => \I2S_FIFO_CONTROL_REG_reg_n_0_[9]\,
      I2 => sel0(1),
      I3 => I2S_TRANSFER_CONTROL_REG(9),
      I4 => sel0(0),
      I5 => \I2S_RESET_REG__0\(9),
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \I2S_PERIOD_COUNT_REG__0\(9),
      I1 => I2S_CLOCK_CONTROL_REG(9),
      I2 => sel0(1),
      I3 => \I2S_DATA_OUT_REG_reg_n_0_[9]\,
      I4 => sel0(0),
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => I2S_STREAM_CONTROL_REG(9),
      I1 => sel0(0),
      I2 => slv_reg9(9),
      I3 => sel0(2),
      I4 => sel0(1),
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[0]_i_1_n_0\,
      Q => AXI_L_rdata(0),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[10]_i_1_n_0\,
      Q => AXI_L_rdata(10),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[11]_i_1_n_0\,
      Q => AXI_L_rdata(11),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[12]_i_1_n_0\,
      Q => AXI_L_rdata(12),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[13]_i_1_n_0\,
      Q => AXI_L_rdata(13),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[14]_i_1_n_0\,
      Q => AXI_L_rdata(14),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[15]_i_1_n_0\,
      Q => AXI_L_rdata(15),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[16]_i_1_n_0\,
      Q => AXI_L_rdata(16),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[17]_i_1_n_0\,
      Q => AXI_L_rdata(17),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[18]_i_1_n_0\,
      Q => AXI_L_rdata(18),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[19]_i_1_n_0\,
      Q => AXI_L_rdata(19),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[1]_i_1_n_0\,
      Q => AXI_L_rdata(1),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[20]_i_1_n_0\,
      Q => AXI_L_rdata(20),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[21]_i_1_n_0\,
      Q => AXI_L_rdata(21),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[22]_i_1_n_0\,
      Q => AXI_L_rdata(22),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[23]_i_1_n_0\,
      Q => AXI_L_rdata(23),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[24]_i_1_n_0\,
      Q => AXI_L_rdata(24),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[25]_i_1_n_0\,
      Q => AXI_L_rdata(25),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[26]_i_1_n_0\,
      Q => AXI_L_rdata(26),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[27]_i_1_n_0\,
      Q => AXI_L_rdata(27),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[28]_i_1_n_0\,
      Q => AXI_L_rdata(28),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[29]_i_1_n_0\,
      Q => AXI_L_rdata(29),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[2]_i_1_n_0\,
      Q => AXI_L_rdata(2),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[30]_i_1_n_0\,
      Q => AXI_L_rdata(30),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[31]_i_2_n_0\,
      Q => AXI_L_rdata(31),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[3]_i_1_n_0\,
      Q => AXI_L_rdata(3),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[4]_i_1_n_0\,
      Q => AXI_L_rdata(4),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[5]_i_1_n_0\,
      Q => AXI_L_rdata(5),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[6]_i_1_n_0\,
      Q => AXI_L_rdata(6),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[7]_i_1_n_0\,
      Q => AXI_L_rdata(7),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[8]_i_1_n_0\,
      Q => AXI_L_rdata(8),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \axi_rdata[9]_i_1_n_0\,
      Q => AXI_L_rdata(9),
      R => axi_awready_i_1_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => AXI_L_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^axi_l_rvalid\,
      I3 => AXI_L_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^axi_l_rvalid\,
      R => axi_awready_i_1_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => AXI_L_wvalid,
      I1 => AXI_L_awvalid,
      I2 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => axi_awready_i_1_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => DBG_RX_FIFO_FULL_O
    );
\slv_reg9[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(1),
      O => \slv_reg9[15]_i_1_n_0\
    );
\slv_reg9[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(2),
      O => \slv_reg9[23]_i_1_n_0\
    );
\slv_reg9[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(3),
      O => \slv_reg9[31]_i_1_n_0\
    );
\slv_reg9[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(2),
      I2 => \I2S_RESET_REG[31]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(3),
      I5 => AXI_L_wstrb(0),
      O => \slv_reg9[7]_i_1_n_0\
    );
\slv_reg9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => AXI_L_wdata(0),
      Q => slv_reg9(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => AXI_L_wdata(10),
      Q => slv_reg9(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => AXI_L_wdata(11),
      Q => slv_reg9(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => AXI_L_wdata(12),
      Q => slv_reg9(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => AXI_L_wdata(13),
      Q => slv_reg9(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => AXI_L_wdata(14),
      Q => slv_reg9(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => AXI_L_wdata(15),
      Q => slv_reg9(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => AXI_L_wdata(16),
      Q => slv_reg9(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => AXI_L_wdata(17),
      Q => slv_reg9(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => AXI_L_wdata(18),
      Q => slv_reg9(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => AXI_L_wdata(19),
      Q => slv_reg9(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => AXI_L_wdata(1),
      Q => slv_reg9(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => AXI_L_wdata(20),
      Q => slv_reg9(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => AXI_L_wdata(21),
      Q => slv_reg9(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => AXI_L_wdata(22),
      Q => slv_reg9(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => AXI_L_wdata(23),
      Q => slv_reg9(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => AXI_L_wdata(24),
      Q => slv_reg9(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => AXI_L_wdata(25),
      Q => slv_reg9(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => AXI_L_wdata(26),
      Q => slv_reg9(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => AXI_L_wdata(27),
      Q => slv_reg9(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => AXI_L_wdata(28),
      Q => slv_reg9(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => AXI_L_wdata(29),
      Q => slv_reg9(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => AXI_L_wdata(2),
      Q => slv_reg9(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => AXI_L_wdata(30),
      Q => slv_reg9(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => AXI_L_wdata(31),
      Q => slv_reg9(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => AXI_L_wdata(3),
      Q => slv_reg9(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => AXI_L_wdata(4),
      Q => slv_reg9(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => AXI_L_wdata(5),
      Q => slv_reg9(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => AXI_L_wdata(6),
      Q => slv_reg9(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => AXI_L_wdata(7),
      Q => slv_reg9(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => AXI_L_wdata(8),
      Q => slv_reg9(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_L_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => AXI_L_wdata(9),
      Q => slv_reg9(9),
      R => axi_awready_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top__d_axi_i2s_audio_v2_0\ is
  port (
    BCLK_O : out STD_LOGIC;
    BCLK_I : in STD_LOGIC;
    BCLK_T : out STD_LOGIC;
    LRCLK_O : out STD_LOGIC;
    LRCLK_I : in STD_LOGIC;
    LRCLK_T : out STD_LOGIC;
    MCLK_O : out STD_LOGIC;
    SDATA_I : in STD_LOGIC;
    SDATA_O : out STD_LOGIC;
    CLK_100MHZ_I : in STD_LOGIC;
    S_AXIS_MM2S_ACLK : in STD_LOGIC;
    S_AXIS_MM2S_ARESETN : in STD_LOGIC;
    S_AXIS_MM2S_TREADY : out STD_LOGIC;
    S_AXIS_MM2S_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_MM2S_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXIS_MM2S_TLAST : in STD_LOGIC;
    S_AXIS_MM2S_TVALID : in STD_LOGIC;
    M_AXIS_S2MM_ACLK : in STD_LOGIC;
    M_AXIS_S2MM_ARESETN : in STD_LOGIC;
    M_AXIS_S2MM_TVALID : out STD_LOGIC;
    M_AXIS_S2MM_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXIS_S2MM_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXIS_S2MM_TLAST : out STD_LOGIC;
    M_AXIS_S2MM_TREADY : in STD_LOGIC;
    AXI_L_aclk : in STD_LOGIC;
    AXI_L_aresetn : in STD_LOGIC;
    AXI_L_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_L_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_L_awvalid : in STD_LOGIC;
    AXI_L_awready : out STD_LOGIC;
    AXI_L_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_L_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_L_wvalid : in STD_LOGIC;
    AXI_L_wready : out STD_LOGIC;
    AXI_L_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_L_bvalid : out STD_LOGIC;
    AXI_L_bready : in STD_LOGIC;
    AXI_L_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_L_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_L_arvalid : in STD_LOGIC;
    AXI_L_arready : out STD_LOGIC;
    AXI_L_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_L_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_L_rvalid : out STD_LOGIC;
    AXI_L_rready : in STD_LOGIC
  );
  attribute C_AXI_L_ADDR_WIDTH : integer;
  attribute C_AXI_L_ADDR_WIDTH of \_xilinx_top__d_axi_i2s_audio_v2_0\ : entity is 6;
  attribute C_AXI_L_DATA_WIDTH : integer;
  attribute C_AXI_L_DATA_WIDTH of \_xilinx_top__d_axi_i2s_audio_v2_0\ : entity is 32;
  attribute C_AXI_STREAM_DATA_WIDTH : integer;
  attribute C_AXI_STREAM_DATA_WIDTH of \_xilinx_top__d_axi_i2s_audio_v2_0\ : entity is 32;
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of \_xilinx_top__d_axi_i2s_audio_v2_0\ : entity is 24;
end \_xilinx_top__d_axi_i2s_audio_v2_0\;

architecture STRUCTURE of \_xilinx_top__d_axi_i2s_audio_v2_0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^lrclk_t\ : STD_LOGIC;
  signal \^m_axis_s2mm_tdata\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
  AXI_L_bresp(1) <= \<const0>\;
  AXI_L_bresp(0) <= \<const0>\;
  AXI_L_rresp(1) <= \<const0>\;
  AXI_L_rresp(0) <= \<const0>\;
  BCLK_T <= \^lrclk_t\;
  LRCLK_T <= \^lrclk_t\;
  M_AXIS_S2MM_TDATA(31) <= \<const0>\;
  M_AXIS_S2MM_TDATA(30) <= \<const0>\;
  M_AXIS_S2MM_TDATA(29) <= \<const0>\;
  M_AXIS_S2MM_TDATA(28) <= \<const0>\;
  M_AXIS_S2MM_TDATA(27) <= \<const0>\;
  M_AXIS_S2MM_TDATA(26) <= \<const0>\;
  M_AXIS_S2MM_TDATA(25) <= \<const0>\;
  M_AXIS_S2MM_TDATA(24) <= \<const0>\;
  M_AXIS_S2MM_TDATA(23 downto 0) <= \^m_axis_s2mm_tdata\(23 downto 0);
  M_AXIS_S2MM_TKEEP(3) <= \<const1>\;
  M_AXIS_S2MM_TKEEP(2) <= \<const1>\;
  M_AXIS_S2MM_TKEEP(1) <= \<const1>\;
  M_AXIS_S2MM_TKEEP(0) <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
d_axi_i2s_audio_v2_0_AXI_L_inst: entity work.\_xilinx_top__d_axi_i2s_audio_v2_0_AXI_L\
     port map (
      AXI_L_aclk => AXI_L_aclk,
      AXI_L_araddr(3 downto 0) => AXI_L_araddr(5 downto 2),
      AXI_L_aresetn => AXI_L_aresetn,
      AXI_L_arvalid => AXI_L_arvalid,
      AXI_L_awaddr(3 downto 0) => AXI_L_awaddr(5 downto 2),
      AXI_L_awvalid => AXI_L_awvalid,
      AXI_L_bready => AXI_L_bready,
      AXI_L_bvalid => AXI_L_bvalid,
      AXI_L_rdata(31 downto 0) => AXI_L_rdata(31 downto 0),
      AXI_L_rready => AXI_L_rready,
      AXI_L_rvalid => AXI_L_rvalid,
      AXI_L_wdata(31 downto 0) => AXI_L_wdata(31 downto 0),
      AXI_L_wstrb(3 downto 0) => AXI_L_wstrb(3 downto 0),
      AXI_L_wvalid => AXI_L_wvalid,
      BCLK_I => BCLK_I,
      BCLK_O => BCLK_O,
      BCLK_T => \^lrclk_t\,
      CLK_100MHZ_I => CLK_100MHZ_I,
      LRCLK_I => LRCLK_I,
      LRCLK_O => LRCLK_O,
      MCLK_O => MCLK_O,
      M_AXIS_S2MM_ACLK => M_AXIS_S2MM_ACLK,
      M_AXIS_S2MM_ARESETN => M_AXIS_S2MM_ARESETN,
      M_AXIS_S2MM_TDATA(23 downto 0) => \^m_axis_s2mm_tdata\(23 downto 0),
      M_AXIS_S2MM_TLAST => M_AXIS_S2MM_TLAST,
      M_AXIS_S2MM_TREADY => M_AXIS_S2MM_TREADY,
      M_AXIS_S2MM_TVALID => M_AXIS_S2MM_TVALID,
      SDATA_I => SDATA_I,
      SDATA_O => SDATA_O,
      S_AXIS_MM2S_ACLK => S_AXIS_MM2S_ACLK,
      S_AXIS_MM2S_ARESETN => S_AXIS_MM2S_ARESETN,
      S_AXIS_MM2S_TDATA(23 downto 0) => S_AXIS_MM2S_TDATA(23 downto 0),
      S_AXIS_MM2S_TREADY => S_AXIS_MM2S_TREADY,
      S_AXIS_MM2S_TVALID => S_AXIS_MM2S_TVALID,
      S_AXI_ARREADY => AXI_L_arready,
      S_AXI_AWREADY => AXI_L_awready,
      S_AXI_WREADY => AXI_L_wready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \_xilinx_top_\ is
  port (
    BCLK_O : out STD_LOGIC;
    LRCLK_O : out STD_LOGIC;
    MCLK_O : out STD_LOGIC;
    SDATA_I : in STD_LOGIC;
    SDATA_O : out STD_LOGIC;
    CLK_100MHZ_I : in STD_LOGIC;
    S_AXIS_MM2S_ACLK : in STD_LOGIC;
    S_AXIS_MM2S_ARESETN : in STD_LOGIC;
    S_AXIS_MM2S_TREADY : out STD_LOGIC;
    S_AXIS_MM2S_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_MM2S_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXIS_MM2S_TLAST : in STD_LOGIC;
    S_AXIS_MM2S_TVALID : in STD_LOGIC;
    M_AXIS_S2MM_ACLK : in STD_LOGIC;
    M_AXIS_S2MM_ARESETN : in STD_LOGIC;
    M_AXIS_S2MM_TVALID : out STD_LOGIC;
    M_AXIS_S2MM_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXIS_S2MM_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXIS_S2MM_TLAST : out STD_LOGIC;
    M_AXIS_S2MM_TREADY : in STD_LOGIC;
    AXI_L_aclk : in STD_LOGIC;
    AXI_L_aresetn : in STD_LOGIC;
    AXI_L_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_L_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_L_awvalid : in STD_LOGIC;
    AXI_L_awready : out STD_LOGIC;
    AXI_L_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_L_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXI_L_wvalid : in STD_LOGIC;
    AXI_L_wready : out STD_LOGIC;
    AXI_L_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_L_bvalid : out STD_LOGIC;
    AXI_L_bready : in STD_LOGIC;
    AXI_L_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    AXI_L_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXI_L_arvalid : in STD_LOGIC;
    AXI_L_arready : out STD_LOGIC;
    AXI_L_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXI_L_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_L_rvalid : out STD_LOGIC;
    AXI_L_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of \_xilinx_top_\ : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \_xilinx_top_\ : entity is "design_1_d_axi_i2s_audio_0_0,d_axi_i2s_audio_v2_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \_xilinx_top_\ : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \_xilinx_top_\ : entity is "d_axi_i2s_audio_v2_0,Vivado 2016.2";
end \_xilinx_top_\;

architecture STRUCTURE of \_xilinx_top_\ is
  signal NLW_U0_BCLK_T_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LRCLK_T_UNCONNECTED : STD_LOGIC;
  attribute C_AXI_L_ADDR_WIDTH : integer;
  attribute C_AXI_L_ADDR_WIDTH of U0 : label is 6;
  attribute C_AXI_L_DATA_WIDTH : integer;
  attribute C_AXI_L_DATA_WIDTH of U0 : label is 32;
  attribute C_AXI_STREAM_DATA_WIDTH : integer;
  attribute C_AXI_STREAM_DATA_WIDTH of U0 : label is 32;
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of U0 : label is 24;
begin
U0: entity work.\_xilinx_top__d_axi_i2s_audio_v2_0\
     port map (
      AXI_L_aclk => AXI_L_aclk,
      AXI_L_araddr(5 downto 0) => AXI_L_araddr(5 downto 0),
      AXI_L_aresetn => AXI_L_aresetn,
      AXI_L_arprot(2 downto 0) => AXI_L_arprot(2 downto 0),
      AXI_L_arready => AXI_L_arready,
      AXI_L_arvalid => AXI_L_arvalid,
      AXI_L_awaddr(5 downto 0) => AXI_L_awaddr(5 downto 0),
      AXI_L_awprot(2 downto 0) => AXI_L_awprot(2 downto 0),
      AXI_L_awready => AXI_L_awready,
      AXI_L_awvalid => AXI_L_awvalid,
      AXI_L_bready => AXI_L_bready,
      AXI_L_bresp(1 downto 0) => AXI_L_bresp(1 downto 0),
      AXI_L_bvalid => AXI_L_bvalid,
      AXI_L_rdata(31 downto 0) => AXI_L_rdata(31 downto 0),
      AXI_L_rready => AXI_L_rready,
      AXI_L_rresp(1 downto 0) => AXI_L_rresp(1 downto 0),
      AXI_L_rvalid => AXI_L_rvalid,
      AXI_L_wdata(31 downto 0) => AXI_L_wdata(31 downto 0),
      AXI_L_wready => AXI_L_wready,
      AXI_L_wstrb(3 downto 0) => AXI_L_wstrb(3 downto 0),
      AXI_L_wvalid => AXI_L_wvalid,
      BCLK_I => '0',
      BCLK_O => BCLK_O,
      BCLK_T => NLW_U0_BCLK_T_UNCONNECTED,
      CLK_100MHZ_I => CLK_100MHZ_I,
      LRCLK_I => '0',
      LRCLK_O => LRCLK_O,
      LRCLK_T => NLW_U0_LRCLK_T_UNCONNECTED,
      MCLK_O => MCLK_O,
      M_AXIS_S2MM_ACLK => M_AXIS_S2MM_ACLK,
      M_AXIS_S2MM_ARESETN => M_AXIS_S2MM_ARESETN,
      M_AXIS_S2MM_TDATA(31 downto 0) => M_AXIS_S2MM_TDATA(31 downto 0),
      M_AXIS_S2MM_TKEEP(3 downto 0) => M_AXIS_S2MM_TKEEP(3 downto 0),
      M_AXIS_S2MM_TLAST => M_AXIS_S2MM_TLAST,
      M_AXIS_S2MM_TREADY => M_AXIS_S2MM_TREADY,
      M_AXIS_S2MM_TVALID => M_AXIS_S2MM_TVALID,
      SDATA_I => SDATA_I,
      SDATA_O => SDATA_O,
      S_AXIS_MM2S_ACLK => S_AXIS_MM2S_ACLK,
      S_AXIS_MM2S_ARESETN => S_AXIS_MM2S_ARESETN,
      S_AXIS_MM2S_TDATA(31 downto 0) => S_AXIS_MM2S_TDATA(31 downto 0),
      S_AXIS_MM2S_TKEEP(3 downto 0) => S_AXIS_MM2S_TKEEP(3 downto 0),
      S_AXIS_MM2S_TLAST => S_AXIS_MM2S_TLAST,
      S_AXIS_MM2S_TREADY => S_AXIS_MM2S_TREADY,
      S_AXIS_MM2S_TVALID => S_AXIS_MM2S_TVALID
    );
end STRUCTURE;
