<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel_dp_link_training.c source code [linux-5.3.1/drivers/gpu/drm/i915/display/intel_dp_link_training.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-5.3.1/drivers/gpu/drm/i915/display/intel_dp_link_training.c'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-5.3.1</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>gpu</a>/<a href='../..'>drm</a>/<a href='..'>i915</a>/<a href='./'>display</a>/<a href='intel_dp_link_training.c.html'>intel_dp_link_training.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright Â© 2008-2015 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="5">5</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="6">6</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="7">7</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="8">8</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="9">9</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * The above copyright notice and this permission notice (including the next</i></td></tr>
<tr><th id="12">12</th><td><i> * paragraph) shall be included in all copies or substantial portions of the</i></td></tr>
<tr><th id="13">13</th><td><i> * Software.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="17">17</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="18">18</th><td><i> * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</i></td></tr>
<tr><th id="19">19</th><td><i> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</i></td></tr>
<tr><th id="20">20</th><td><i> * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS</i></td></tr>
<tr><th id="21">21</th><td><i> * IN THE SOFTWARE.</i></td></tr>
<tr><th id="22">22</th><td><i> */</i></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="intel_dp.h.html">"intel_dp.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="intel_dp_link_training.h.html">"intel_dp_link_training.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../intel_drv.h.html">"intel_drv.h"</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="29">29</th><td><dfn class="tu decl def fn" id="intel_dp_dump_link_status" title='intel_dp_dump_link_status' data-type='void intel_dp_dump_link_status(const u8 * link_status)' data-ref="intel_dp_dump_link_status" data-ref-filename="intel_dp_dump_link_status">intel_dp_dump_link_status</dfn>(<em>const</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col1 decl" id="1link_status" title='link_status' data-type='const u8 *' data-ref="1link_status" data-ref-filename="1link_status">link_status</dfn>[<a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#1043" title="6" data-ref="_M/DP_LINK_STATUS_SIZE">DP_LINK_STATUS_SIZE</a>])</td></tr>
<tr><th id="30">30</th><td>{</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;ln0_1:0x%x ln2_3:0x%x align:0x%x sink:0x%x adj_req0_1:0x%x adj_req2_3:0x%x&quot;, link_status[0], link_status[1], link_status[2], link_status[3], link_status[4], link_status[5])" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"ln0_1:0x%x ln2_3:0x%x align:0x%x sink:0x%x adj_req0_1:0x%x adj_req2_3:0x%x"</q>,</td></tr>
<tr><th id="33">33</th><td>		      <a class="local col1 ref" href="#1link_status" title='link_status' data-ref="1link_status" data-ref-filename="1link_status">link_status</a>[<var>0</var>], <a class="local col1 ref" href="#1link_status" title='link_status' data-ref="1link_status" data-ref-filename="1link_status">link_status</a>[<var>1</var>], <a class="local col1 ref" href="#1link_status" title='link_status' data-ref="1link_status" data-ref-filename="1link_status">link_status</a>[<var>2</var>],</td></tr>
<tr><th id="34">34</th><td>		      <a class="local col1 ref" href="#1link_status" title='link_status' data-ref="1link_status" data-ref-filename="1link_status">link_status</a>[<var>3</var>], <a class="local col1 ref" href="#1link_status" title='link_status' data-ref="1link_status" data-ref-filename="1link_status">link_status</a>[<var>4</var>], <a class="local col1 ref" href="#1link_status" title='link_status' data-ref="1link_status" data-ref-filename="1link_status">link_status</a>[<var>5</var>]);</td></tr>
<tr><th id="35">35</th><td>}</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><em>static</em> <em>void</em></td></tr>
<tr><th id="38">38</th><td><dfn class="tu decl def fn" id="intel_get_adjust_train" title='intel_get_adjust_train' data-type='void intel_get_adjust_train(struct intel_dp * intel_dp, const u8 * link_status)' data-ref="intel_get_adjust_train" data-ref-filename="intel_get_adjust_train">intel_get_adjust_train</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_dp" title='intel_dp' data-ref="intel_dp" data-ref-filename="intel_dp">intel_dp</a> *<dfn class="local col2 decl" id="2intel_dp" title='intel_dp' data-type='struct intel_dp *' data-ref="2intel_dp" data-ref-filename="2intel_dp">intel_dp</dfn>,</td></tr>
<tr><th id="39">39</th><td>		       <em>const</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col3 decl" id="3link_status" title='link_status' data-type='const u8 *' data-ref="3link_status" data-ref-filename="3link_status">link_status</dfn>[<a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#1043" title="6" data-ref="_M/DP_LINK_STATUS_SIZE">DP_LINK_STATUS_SIZE</a>])</td></tr>
<tr><th id="40">40</th><td>{</td></tr>
<tr><th id="41">41</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col4 decl" id="4v" title='v' data-type='u8' data-ref="4v" data-ref-filename="4v">v</dfn> = <var>0</var>;</td></tr>
<tr><th id="42">42</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col5 decl" id="5p" title='p' data-type='u8' data-ref="5p" data-ref-filename="5p">p</dfn> = <var>0</var>;</td></tr>
<tr><th id="43">43</th><td>	<em>int</em> <dfn class="local col6 decl" id="6lane" title='lane' data-type='int' data-ref="6lane" data-ref-filename="6lane">lane</dfn>;</td></tr>
<tr><th id="44">44</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col7 decl" id="7voltage_max" title='voltage_max' data-type='u8' data-ref="7voltage_max" data-ref-filename="7voltage_max">voltage_max</dfn>;</td></tr>
<tr><th id="45">45</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col8 decl" id="8preemph_max" title='preemph_max' data-type='u8' data-ref="8preemph_max" data-ref-filename="8preemph_max">preemph_max</dfn>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>	<b>for</b> (<a class="local col6 ref" href="#6lane" title='lane' data-ref="6lane" data-ref-filename="6lane">lane</a> = <var>0</var>; <a class="local col6 ref" href="#6lane" title='lane' data-ref="6lane" data-ref-filename="6lane">lane</a> &lt; <a class="local col2 ref" href="#2intel_dp" title='intel_dp' data-ref="2intel_dp" data-ref-filename="2intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::lane_count" title='intel_dp::lane_count' data-ref="intel_dp::lane_count" data-ref-filename="intel_dp..lane_count">lane_count</a>; <a class="local col6 ref" href="#6lane" title='lane' data-ref="6lane" data-ref-filename="6lane">lane</a>++) {</td></tr>
<tr><th id="48">48</th><td>		<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col9 decl" id="9this_v" title='this_v' data-type='u8' data-ref="9this_v" data-ref-filename="9this_v">this_v</dfn> = <a class="ref fn" href="../../../../../include/drm/drm_dp_helper.h.html#drm_dp_get_adjust_request_voltage" title='drm_dp_get_adjust_request_voltage' data-ref="drm_dp_get_adjust_request_voltage" data-ref-filename="drm_dp_get_adjust_request_voltage">drm_dp_get_adjust_request_voltage</a>(<a class="local col3 ref" href="#3link_status" title='link_status' data-ref="3link_status" data-ref-filename="3link_status">link_status</a>, <a class="local col6 ref" href="#6lane" title='lane' data-ref="6lane" data-ref-filename="6lane">lane</a>);</td></tr>
<tr><th id="49">49</th><td>		<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col0 decl" id="10this_p" title='this_p' data-type='u8' data-ref="10this_p" data-ref-filename="10this_p">this_p</dfn> = <a class="ref fn" href="../../../../../include/drm/drm_dp_helper.h.html#drm_dp_get_adjust_request_pre_emphasis" title='drm_dp_get_adjust_request_pre_emphasis' data-ref="drm_dp_get_adjust_request_pre_emphasis" data-ref-filename="drm_dp_get_adjust_request_pre_emphasis">drm_dp_get_adjust_request_pre_emphasis</a>(<a class="local col3 ref" href="#3link_status" title='link_status' data-ref="3link_status" data-ref-filename="3link_status">link_status</a>, <a class="local col6 ref" href="#6lane" title='lane' data-ref="6lane" data-ref-filename="6lane">lane</a>);</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>		<b>if</b> (<a class="local col9 ref" href="#9this_v" title='this_v' data-ref="9this_v" data-ref-filename="9this_v">this_v</a> &gt; <a class="local col4 ref" href="#4v" title='v' data-ref="4v" data-ref-filename="4v">v</a>)</td></tr>
<tr><th id="52">52</th><td>			<a class="local col4 ref" href="#4v" title='v' data-ref="4v" data-ref-filename="4v">v</a> = <a class="local col9 ref" href="#9this_v" title='this_v' data-ref="9this_v" data-ref-filename="9this_v">this_v</a>;</td></tr>
<tr><th id="53">53</th><td>		<b>if</b> (<a class="local col0 ref" href="#10this_p" title='this_p' data-ref="10this_p" data-ref-filename="10this_p">this_p</a> &gt; <a class="local col5 ref" href="#5p" title='p' data-ref="5p" data-ref-filename="5p">p</a>)</td></tr>
<tr><th id="54">54</th><td>			<a class="local col5 ref" href="#5p" title='p' data-ref="5p" data-ref-filename="5p">p</a> = <a class="local col0 ref" href="#10this_p" title='this_p' data-ref="10this_p" data-ref-filename="10this_p">this_p</a>;</td></tr>
<tr><th id="55">55</th><td>	}</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>	<a class="local col7 ref" href="#7voltage_max" title='voltage_max' data-ref="7voltage_max" data-ref-filename="7voltage_max">voltage_max</a> = <a class="ref fn" href="intel_dp.h.html#intel_dp_voltage_max" title='intel_dp_voltage_max' data-ref="intel_dp_voltage_max" data-ref-filename="intel_dp_voltage_max">intel_dp_voltage_max</a>(<a class="local col2 ref" href="#2intel_dp" title='intel_dp' data-ref="2intel_dp" data-ref-filename="2intel_dp">intel_dp</a>);</td></tr>
<tr><th id="58">58</th><td>	<b>if</b> (<a class="local col4 ref" href="#4v" title='v' data-ref="4v" data-ref-filename="4v">v</a> &gt;= <a class="local col7 ref" href="#7voltage_max" title='voltage_max' data-ref="7voltage_max" data-ref-filename="7voltage_max">voltage_max</a>)</td></tr>
<tr><th id="59">59</th><td>		<a class="local col4 ref" href="#4v" title='v' data-ref="4v" data-ref-filename="4v">v</a> = <a class="local col7 ref" href="#7voltage_max" title='voltage_max' data-ref="7voltage_max" data-ref-filename="7voltage_max">voltage_max</a> | <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#407" title="(1 &lt;&lt; 2)" data-ref="_M/DP_TRAIN_MAX_SWING_REACHED">DP_TRAIN_MAX_SWING_REACHED</a>;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>	<a class="local col8 ref" href="#8preemph_max" title='preemph_max' data-ref="8preemph_max" data-ref-filename="8preemph_max">preemph_max</a> = <a class="ref fn" href="intel_dp.h.html#intel_dp_pre_emphasis_max" title='intel_dp_pre_emphasis_max' data-ref="intel_dp_pre_emphasis_max" data-ref-filename="intel_dp_pre_emphasis_max">intel_dp_pre_emphasis_max</a>(<a class="local col2 ref" href="#2intel_dp" title='intel_dp' data-ref="2intel_dp" data-ref-filename="2intel_dp">intel_dp</a>, <a class="local col4 ref" href="#4v" title='v' data-ref="4v" data-ref-filename="4v">v</a>);</td></tr>
<tr><th id="62">62</th><td>	<b>if</b> (<a class="local col5 ref" href="#5p" title='p' data-ref="5p" data-ref-filename="5p">p</a> &gt;= <a class="local col8 ref" href="#8preemph_max" title='preemph_max' data-ref="8preemph_max" data-ref-filename="8preemph_max">preemph_max</a>)</td></tr>
<tr><th id="63">63</th><td>		<a class="local col5 ref" href="#5p" title='p' data-ref="5p" data-ref-filename="5p">p</a> = <a class="local col8 ref" href="#8preemph_max" title='preemph_max' data-ref="8preemph_max" data-ref-filename="8preemph_max">preemph_max</a> | <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#420" title="(1 &lt;&lt; 5)" data-ref="_M/DP_TRAIN_MAX_PRE_EMPHASIS_REACHED">DP_TRAIN_MAX_PRE_EMPHASIS_REACHED</a>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>	<b>for</b> (<a class="local col6 ref" href="#6lane" title='lane' data-ref="6lane" data-ref-filename="6lane">lane</a> = <var>0</var>; <a class="local col6 ref" href="#6lane" title='lane' data-ref="6lane" data-ref-filename="6lane">lane</a> &lt; <var>4</var>; <a class="local col6 ref" href="#6lane" title='lane' data-ref="6lane" data-ref-filename="6lane">lane</a>++)</td></tr>
<tr><th id="66">66</th><td>		<a class="local col2 ref" href="#2intel_dp" title='intel_dp' data-ref="2intel_dp" data-ref-filename="2intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::train_set" title='intel_dp::train_set' data-ref="intel_dp::train_set" data-ref-filename="intel_dp..train_set">train_set</a>[<a class="local col6 ref" href="#6lane" title='lane' data-ref="6lane" data-ref-filename="6lane">lane</a>] = <a class="local col4 ref" href="#4v" title='v' data-ref="4v" data-ref-filename="4v">v</a> | <a class="local col5 ref" href="#5p" title='p' data-ref="5p" data-ref-filename="5p">p</a>;</td></tr>
<tr><th id="67">67</th><td>}</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><em>static</em> <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a></td></tr>
<tr><th id="70">70</th><td><dfn class="tu decl def fn" id="intel_dp_set_link_train" title='intel_dp_set_link_train' data-type='bool intel_dp_set_link_train(struct intel_dp * intel_dp, u8 dp_train_pat)' data-ref="intel_dp_set_link_train" data-ref-filename="intel_dp_set_link_train">intel_dp_set_link_train</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_dp" title='intel_dp' data-ref="intel_dp" data-ref-filename="intel_dp">intel_dp</a> *<dfn class="local col1 decl" id="11intel_dp" title='intel_dp' data-type='struct intel_dp *' data-ref="11intel_dp" data-ref-filename="11intel_dp">intel_dp</dfn>,</td></tr>
<tr><th id="71">71</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col2 decl" id="12dp_train_pat" title='dp_train_pat' data-type='u8' data-ref="12dp_train_pat" data-ref-filename="12dp_train_pat">dp_train_pat</dfn>)</td></tr>
<tr><th id="72">72</th><td>{</td></tr>
<tr><th id="73">73</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col3 decl" id="13buf" title='buf' data-type='u8 [5]' data-ref="13buf" data-ref-filename="13buf">buf</dfn>[<b>sizeof</b>(<a class="local col1 ref" href="#11intel_dp" title='intel_dp' data-ref="11intel_dp" data-ref-filename="11intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::train_set" title='intel_dp::train_set' data-ref="intel_dp::train_set" data-ref-filename="intel_dp..train_set">train_set</a>) + <var>1</var>];</td></tr>
<tr><th id="74">74</th><td>	<em>int</em> <dfn class="local col4 decl" id="14ret" title='ret' data-type='int' data-ref="14ret" data-ref-filename="14ret">ret</dfn>, <dfn class="local col5 decl" id="15len" title='len' data-type='int' data-ref="15len" data-ref-filename="15len">len</dfn>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>	<a class="ref fn" href="intel_dp.h.html#intel_dp_program_link_training_pattern" title='intel_dp_program_link_training_pattern' data-ref="intel_dp_program_link_training_pattern" data-ref-filename="intel_dp_program_link_training_pattern">intel_dp_program_link_training_pattern</a>(<a class="local col1 ref" href="#11intel_dp" title='intel_dp' data-ref="11intel_dp" data-ref-filename="11intel_dp">intel_dp</a>, <a class="local col2 ref" href="#12dp_train_pat" title='dp_train_pat' data-ref="12dp_train_pat" data-ref-filename="12dp_train_pat">dp_train_pat</a>);</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>	<a class="local col3 ref" href="#13buf" title='buf' data-ref="13buf" data-ref-filename="13buf">buf</a>[<var>0</var>] = <a class="local col2 ref" href="#12dp_train_pat" title='dp_train_pat' data-ref="12dp_train_pat" data-ref-filename="12dp_train_pat">dp_train_pat</a>;</td></tr>
<tr><th id="79">79</th><td>	<b>if</b> ((<a class="local col2 ref" href="#12dp_train_pat" title='dp_train_pat' data-ref="12dp_train_pat" data-ref-filename="12dp_train_pat">dp_train_pat</a> &amp; <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#382" title="0x3" data-ref="_M/DP_TRAINING_PATTERN_MASK">DP_TRAINING_PATTERN_MASK</a>) ==</td></tr>
<tr><th id="80">80</th><td>	    <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#377" title="0" data-ref="_M/DP_TRAINING_PATTERN_DISABLE">DP_TRAINING_PATTERN_DISABLE</a>) {</td></tr>
<tr><th id="81">81</th><td>		<i>/* don't write DP_TRAINING_LANEx_SET on disable */</i></td></tr>
<tr><th id="82">82</th><td>		<a class="local col5 ref" href="#15len" title='len' data-ref="15len" data-ref-filename="15len">len</a> = <var>1</var>;</td></tr>
<tr><th id="83">83</th><td>	} <b>else</b> {</td></tr>
<tr><th id="84">84</th><td>		<i>/* DP_TRAINING_LANEx_SET follow DP_TRAINING_PATTERN_SET */</i></td></tr>
<tr><th id="85">85</th><td>		<a class="ref fn" href="../../../../../arch/x86/include/asm/string_64.h.html#memcpy" title='memcpy' data-ref="memcpy" data-ref-filename="memcpy">memcpy</a>(<a class="local col3 ref" href="#13buf" title='buf' data-ref="13buf" data-ref-filename="13buf">buf</a> + <var>1</var>, <a class="local col1 ref" href="#11intel_dp" title='intel_dp' data-ref="11intel_dp" data-ref-filename="11intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::train_set" title='intel_dp::train_set' data-ref="intel_dp::train_set" data-ref-filename="intel_dp..train_set">train_set</a>, <a class="local col1 ref" href="#11intel_dp" title='intel_dp' data-ref="11intel_dp" data-ref-filename="11intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::lane_count" title='intel_dp::lane_count' data-ref="intel_dp::lane_count" data-ref-filename="intel_dp..lane_count">lane_count</a>);</td></tr>
<tr><th id="86">86</th><td>		<a class="local col5 ref" href="#15len" title='len' data-ref="15len" data-ref-filename="15len">len</a> = <a class="local col1 ref" href="#11intel_dp" title='intel_dp' data-ref="11intel_dp" data-ref-filename="11intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::lane_count" title='intel_dp::lane_count' data-ref="intel_dp::lane_count" data-ref-filename="intel_dp..lane_count">lane_count</a> + <var>1</var>;</td></tr>
<tr><th id="87">87</th><td>	}</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>	<a class="local col4 ref" href="#14ret" title='ret' data-ref="14ret" data-ref-filename="14ret">ret</a> = <a class="ref fn" href="../../../../../include/drm/drm_dp_helper.h.html#drm_dp_dpcd_write" title='drm_dp_dpcd_write' data-ref="drm_dp_dpcd_write" data-ref-filename="drm_dp_dpcd_write">drm_dp_dpcd_write</a>(&amp;<a class="local col1 ref" href="#11intel_dp" title='intel_dp' data-ref="11intel_dp" data-ref-filename="11intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::aux" title='intel_dp::aux' data-ref="intel_dp::aux" data-ref-filename="intel_dp..aux">aux</a>, <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#376" title="0x102" data-ref="_M/DP_TRAINING_PATTERN_SET">DP_TRAINING_PATTERN_SET</a>,</td></tr>
<tr><th id="90">90</th><td>				<a class="local col3 ref" href="#13buf" title='buf' data-ref="13buf" data-ref-filename="13buf">buf</a>, <a class="local col5 ref" href="#15len" title='len' data-ref="15len" data-ref-filename="15len">len</a>);</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>	<b>return</b> <a class="local col4 ref" href="#14ret" title='ret' data-ref="14ret" data-ref-filename="14ret">ret</a> == <a class="local col5 ref" href="#15len" title='len' data-ref="15len" data-ref-filename="15len">len</a>;</td></tr>
<tr><th id="93">93</th><td>}</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><em>static</em> <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a></td></tr>
<tr><th id="96">96</th><td><dfn class="tu decl def fn" id="intel_dp_reset_link_train" title='intel_dp_reset_link_train' data-type='bool intel_dp_reset_link_train(struct intel_dp * intel_dp, u8 dp_train_pat)' data-ref="intel_dp_reset_link_train" data-ref-filename="intel_dp_reset_link_train">intel_dp_reset_link_train</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_dp" title='intel_dp' data-ref="intel_dp" data-ref-filename="intel_dp">intel_dp</a> *<dfn class="local col6 decl" id="16intel_dp" title='intel_dp' data-type='struct intel_dp *' data-ref="16intel_dp" data-ref-filename="16intel_dp">intel_dp</dfn>,</td></tr>
<tr><th id="97">97</th><td>			<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col7 decl" id="17dp_train_pat" title='dp_train_pat' data-type='u8' data-ref="17dp_train_pat" data-ref-filename="17dp_train_pat">dp_train_pat</dfn>)</td></tr>
<tr><th id="98">98</th><td>{</td></tr>
<tr><th id="99">99</th><td>	<a class="ref fn" href="../../../../../arch/x86/include/asm/string_64.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(<a class="local col6 ref" href="#16intel_dp" title='intel_dp' data-ref="16intel_dp" data-ref-filename="16intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::train_set" title='intel_dp::train_set' data-ref="intel_dp::train_set" data-ref-filename="intel_dp..train_set">train_set</a>, <var>0</var>, <b>sizeof</b>(<a class="local col6 ref" href="#16intel_dp" title='intel_dp' data-ref="16intel_dp" data-ref-filename="16intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::train_set" title='intel_dp::train_set' data-ref="intel_dp::train_set" data-ref-filename="intel_dp..train_set">train_set</a>));</td></tr>
<tr><th id="100">100</th><td>	<a class="ref fn" href="intel_dp.h.html#intel_dp_set_signal_levels" title='intel_dp_set_signal_levels' data-ref="intel_dp_set_signal_levels" data-ref-filename="intel_dp_set_signal_levels">intel_dp_set_signal_levels</a>(<a class="local col6 ref" href="#16intel_dp" title='intel_dp' data-ref="16intel_dp" data-ref-filename="16intel_dp">intel_dp</a>);</td></tr>
<tr><th id="101">101</th><td>	<b>return</b> <a class="tu ref fn" href="#intel_dp_set_link_train" title='intel_dp_set_link_train' data-use='c' data-ref="intel_dp_set_link_train" data-ref-filename="intel_dp_set_link_train">intel_dp_set_link_train</a>(<a class="local col6 ref" href="#16intel_dp" title='intel_dp' data-ref="16intel_dp" data-ref-filename="16intel_dp">intel_dp</a>, <a class="local col7 ref" href="#17dp_train_pat" title='dp_train_pat' data-ref="17dp_train_pat" data-ref-filename="17dp_train_pat">dp_train_pat</a>);</td></tr>
<tr><th id="102">102</th><td>}</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><em>static</em> <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a></td></tr>
<tr><th id="105">105</th><td><dfn class="tu decl def fn" id="intel_dp_update_link_train" title='intel_dp_update_link_train' data-type='bool intel_dp_update_link_train(struct intel_dp * intel_dp)' data-ref="intel_dp_update_link_train" data-ref-filename="intel_dp_update_link_train">intel_dp_update_link_train</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_dp" title='intel_dp' data-ref="intel_dp" data-ref-filename="intel_dp">intel_dp</a> *<dfn class="local col8 decl" id="18intel_dp" title='intel_dp' data-type='struct intel_dp *' data-ref="18intel_dp" data-ref-filename="18intel_dp">intel_dp</dfn>)</td></tr>
<tr><th id="106">106</th><td>{</td></tr>
<tr><th id="107">107</th><td>	<em>int</em> <dfn class="local col9 decl" id="19ret" title='ret' data-type='int' data-ref="19ret" data-ref-filename="19ret">ret</dfn>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>	<a class="ref fn" href="intel_dp.h.html#intel_dp_set_signal_levels" title='intel_dp_set_signal_levels' data-ref="intel_dp_set_signal_levels" data-ref-filename="intel_dp_set_signal_levels">intel_dp_set_signal_levels</a>(<a class="local col8 ref" href="#18intel_dp" title='intel_dp' data-ref="18intel_dp" data-ref-filename="18intel_dp">intel_dp</a>);</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>	<a class="local col9 ref" href="#19ret" title='ret' data-ref="19ret" data-ref-filename="19ret">ret</a> = <a class="ref fn" href="../../../../../include/drm/drm_dp_helper.h.html#drm_dp_dpcd_write" title='drm_dp_dpcd_write' data-ref="drm_dp_dpcd_write" data-ref-filename="drm_dp_dpcd_write">drm_dp_dpcd_write</a>(&amp;<a class="local col8 ref" href="#18intel_dp" title='intel_dp' data-ref="18intel_dp" data-ref-filename="18intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::aux" title='intel_dp::aux' data-ref="intel_dp::aux" data-ref-filename="intel_dp..aux">aux</a>, <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#400" title="0x103" data-ref="_M/DP_TRAINING_LANE0_SET">DP_TRAINING_LANE0_SET</a>,</td></tr>
<tr><th id="112">112</th><td>				<a class="local col8 ref" href="#18intel_dp" title='intel_dp' data-ref="18intel_dp" data-ref-filename="18intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::train_set" title='intel_dp::train_set' data-ref="intel_dp::train_set" data-ref-filename="intel_dp..train_set">train_set</a>, <a class="local col8 ref" href="#18intel_dp" title='intel_dp' data-ref="18intel_dp" data-ref-filename="18intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::lane_count" title='intel_dp::lane_count' data-ref="intel_dp::lane_count" data-ref-filename="intel_dp..lane_count">lane_count</a>);</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>	<b>return</b> <a class="local col9 ref" href="#19ret" title='ret' data-ref="19ret" data-ref-filename="19ret">ret</a> == <a class="local col8 ref" href="#18intel_dp" title='intel_dp' data-ref="18intel_dp" data-ref-filename="18intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::lane_count" title='intel_dp::lane_count' data-ref="intel_dp::lane_count" data-ref-filename="intel_dp..lane_count">lane_count</a>;</td></tr>
<tr><th id="115">115</th><td>}</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><em>static</em> <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="tu decl def fn" id="intel_dp_link_max_vswing_reached" title='intel_dp_link_max_vswing_reached' data-type='bool intel_dp_link_max_vswing_reached(struct intel_dp * intel_dp)' data-ref="intel_dp_link_max_vswing_reached" data-ref-filename="intel_dp_link_max_vswing_reached">intel_dp_link_max_vswing_reached</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_dp" title='intel_dp' data-ref="intel_dp" data-ref-filename="intel_dp">intel_dp</a> *<dfn class="local col0 decl" id="20intel_dp" title='intel_dp' data-type='struct intel_dp *' data-ref="20intel_dp" data-ref-filename="20intel_dp">intel_dp</dfn>)</td></tr>
<tr><th id="118">118</th><td>{</td></tr>
<tr><th id="119">119</th><td>	<em>int</em> <dfn class="local col1 decl" id="21lane" title='lane' data-type='int' data-ref="21lane" data-ref-filename="21lane">lane</dfn>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>	<b>for</b> (<a class="local col1 ref" href="#21lane" title='lane' data-ref="21lane" data-ref-filename="21lane">lane</a> = <var>0</var>; <a class="local col1 ref" href="#21lane" title='lane' data-ref="21lane" data-ref-filename="21lane">lane</a> &lt; <a class="local col0 ref" href="#20intel_dp" title='intel_dp' data-ref="20intel_dp" data-ref-filename="20intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::lane_count" title='intel_dp::lane_count' data-ref="intel_dp::lane_count" data-ref-filename="intel_dp..lane_count">lane_count</a>; <a class="local col1 ref" href="#21lane" title='lane' data-ref="21lane" data-ref-filename="21lane">lane</a>++)</td></tr>
<tr><th id="122">122</th><td>		<b>if</b> ((<a class="local col0 ref" href="#20intel_dp" title='intel_dp' data-ref="20intel_dp" data-ref-filename="20intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::train_set" title='intel_dp::train_set' data-ref="intel_dp::train_set" data-ref-filename="intel_dp..train_set">train_set</a>[<a class="local col1 ref" href="#21lane" title='lane' data-ref="21lane" data-ref-filename="21lane">lane</a>] &amp;</td></tr>
<tr><th id="123">123</th><td>		     <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#407" title="(1 &lt;&lt; 2)" data-ref="_M/DP_TRAIN_MAX_SWING_REACHED">DP_TRAIN_MAX_SWING_REACHED</a>) == <var>0</var>)</td></tr>
<tr><th id="124">124</th><td>			<b>return</b> <a class="enum" href="../../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>	<b>return</b> <a class="enum" href="../../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="127">127</th><td>}</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i  data-doc="intel_dp_link_training_clock_recovery">/* Enable corresponding port and start training pattern 1 */</i></td></tr>
<tr><th id="130">130</th><td><em>static</em> <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a></td></tr>
<tr><th id="131">131</th><td><dfn class="tu decl def fn" id="intel_dp_link_training_clock_recovery" title='intel_dp_link_training_clock_recovery' data-type='bool intel_dp_link_training_clock_recovery(struct intel_dp * intel_dp)' data-ref="intel_dp_link_training_clock_recovery" data-ref-filename="intel_dp_link_training_clock_recovery">intel_dp_link_training_clock_recovery</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_dp" title='intel_dp' data-ref="intel_dp" data-ref-filename="intel_dp">intel_dp</a> *<dfn class="local col2 decl" id="22intel_dp" title='intel_dp' data-type='struct intel_dp *' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</dfn>)</td></tr>
<tr><th id="132">132</th><td>{</td></tr>
<tr><th id="133">133</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col3 decl" id="23voltage" title='voltage' data-type='u8' data-ref="23voltage" data-ref-filename="23voltage">voltage</dfn>;</td></tr>
<tr><th id="134">134</th><td>	<em>int</em> <dfn class="local col4 decl" id="24voltage_tries" title='voltage_tries' data-type='int' data-ref="24voltage_tries" data-ref-filename="24voltage_tries">voltage_tries</dfn>, <dfn class="local col5 decl" id="25cr_tries" title='cr_tries' data-type='int' data-ref="25cr_tries" data-ref-filename="25cr_tries">cr_tries</dfn>, <dfn class="local col6 decl" id="26max_cr_tries" title='max_cr_tries' data-type='int' data-ref="26max_cr_tries" data-ref-filename="26max_cr_tries">max_cr_tries</dfn>;</td></tr>
<tr><th id="135">135</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col7 decl" id="27max_vswing_reached" title='max_vswing_reached' data-type='bool' data-ref="27max_vswing_reached" data-ref-filename="27max_vswing_reached">max_vswing_reached</dfn> = <a class="enum" href="../../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="136">136</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col8 decl" id="28link_config" title='link_config' data-type='u8 [2]' data-ref="28link_config" data-ref-filename="28link_config">link_config</dfn>[<var>2</var>];</td></tr>
<tr><th id="137">137</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col9 decl" id="29link_bw" title='link_bw' data-type='u8' data-ref="29link_bw" data-ref-filename="29link_bw">link_bw</dfn>, <dfn class="local col0 decl" id="30rate_select" title='rate_select' data-type='u8' data-ref="30rate_select" data-ref-filename="30rate_select">rate_select</dfn>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>	<b>if</b> (<a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::prepare_link_retrain" title='intel_dp::prepare_link_retrain' data-ref="intel_dp::prepare_link_retrain" data-ref-filename="intel_dp..prepare_link_retrain">prepare_link_retrain</a>)</td></tr>
<tr><th id="140">140</th><td>		<a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::prepare_link_retrain" title='intel_dp::prepare_link_retrain' data-ref="intel_dp::prepare_link_retrain" data-ref-filename="intel_dp..prepare_link_retrain">prepare_link_retrain</a>(<a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>);</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>	<a class="ref fn" href="intel_dp.h.html#intel_dp_compute_rate" title='intel_dp_compute_rate' data-ref="intel_dp_compute_rate" data-ref-filename="intel_dp_compute_rate">intel_dp_compute_rate</a>(<a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>, <a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::link_rate" title='intel_dp::link_rate' data-ref="intel_dp::link_rate" data-ref-filename="intel_dp..link_rate">link_rate</a>,</td></tr>
<tr><th id="143">143</th><td>			      &amp;<a class="local col9 ref" href="#29link_bw" title='link_bw' data-ref="29link_bw" data-ref-filename="29link_bw">link_bw</a>, &amp;<a class="local col0 ref" href="#30rate_select" title='rate_select' data-ref="30rate_select" data-ref-filename="30rate_select">rate_select</a>);</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>	<b>if</b> (<a class="local col9 ref" href="#29link_bw" title='link_bw' data-ref="29link_bw" data-ref-filename="29link_bw">link_bw</a>)</td></tr>
<tr><th id="146">146</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Using LINK_BW_SET value %02x\n&quot;, link_bw)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Using LINK_BW_SET value %02x\n"</q>, <a class="local col9 ref" href="#29link_bw" title='link_bw' data-ref="29link_bw" data-ref-filename="29link_bw">link_bw</a>);</td></tr>
<tr><th id="147">147</th><td>	<b>else</b></td></tr>
<tr><th id="148">148</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Using LINK_RATE_SET value %02x\n&quot;, rate_select)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Using LINK_RATE_SET value %02x\n"</q>, <a class="local col0 ref" href="#30rate_select" title='rate_select' data-ref="30rate_select" data-ref-filename="30rate_select">rate_select</a>);</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>	<i>/* Write the link configuration data */</i></td></tr>
<tr><th id="151">151</th><td>	<a class="local col8 ref" href="#28link_config" title='link_config' data-ref="28link_config" data-ref-filename="28link_config">link_config</a>[<var>0</var>] = <a class="local col9 ref" href="#29link_bw" title='link_bw' data-ref="29link_bw" data-ref-filename="29link_bw">link_bw</a>;</td></tr>
<tr><th id="152">152</th><td>	<a class="local col8 ref" href="#28link_config" title='link_config' data-ref="28link_config" data-ref-filename="28link_config">link_config</a>[<var>1</var>] = <a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::lane_count" title='intel_dp::lane_count' data-ref="intel_dp::lane_count" data-ref-filename="intel_dp..lane_count">lane_count</a>;</td></tr>
<tr><th id="153">153</th><td>	<b>if</b> (<a class="ref fn" href="../../../../../include/drm/drm_dp_helper.h.html#drm_dp_enhanced_frame_cap" title='drm_dp_enhanced_frame_cap' data-ref="drm_dp_enhanced_frame_cap" data-ref-filename="drm_dp_enhanced_frame_cap">drm_dp_enhanced_frame_cap</a>(<a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::dpcd" title='intel_dp::dpcd' data-ref="intel_dp::dpcd" data-ref-filename="intel_dp..dpcd">dpcd</a>))</td></tr>
<tr><th id="154">154</th><td>		<a class="local col8 ref" href="#28link_config" title='link_config' data-ref="28link_config" data-ref-filename="28link_config">link_config</a>[<var>1</var>] |= <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#374" title="(1 &lt;&lt; 7)" data-ref="_M/DP_LANE_COUNT_ENHANCED_FRAME_EN">DP_LANE_COUNT_ENHANCED_FRAME_EN</a>;</td></tr>
<tr><th id="155">155</th><td>	<a class="ref fn" href="../../../../../include/drm/drm_dp_helper.h.html#drm_dp_dpcd_write" title='drm_dp_dpcd_write' data-ref="drm_dp_dpcd_write" data-ref-filename="drm_dp_dpcd_write">drm_dp_dpcd_write</a>(&amp;<a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::aux" title='intel_dp::aux' data-ref="intel_dp::aux" data-ref-filename="intel_dp..aux">aux</a>, <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#365" title="0x100" data-ref="_M/DP_LINK_BW_SET">DP_LINK_BW_SET</a>, <a class="local col8 ref" href="#28link_config" title='link_config' data-ref="28link_config" data-ref-filename="28link_config">link_config</a>, <var>2</var>);</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>	<i>/* eDP 1.4 rate select method. */</i></td></tr>
<tr><th id="158">158</th><td>	<b>if</b> (!<a class="local col9 ref" href="#29link_bw" title='link_bw' data-ref="29link_bw" data-ref-filename="29link_bw">link_bw</a>)</td></tr>
<tr><th id="159">159</th><td>		<a class="ref fn" href="../../../../../include/drm/drm_dp_helper.h.html#drm_dp_dpcd_write" title='drm_dp_dpcd_write' data-ref="drm_dp_dpcd_write" data-ref-filename="drm_dp_dpcd_write">drm_dp_dpcd_write</a>(&amp;<a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::aux" title='intel_dp::aux' data-ref="intel_dp::aux" data-ref-filename="intel_dp..aux">aux</a>, <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#465" title="0x115" data-ref="_M/DP_LINK_RATE_SET">DP_LINK_RATE_SET</a>,</td></tr>
<tr><th id="160">160</th><td>				  &amp;<a class="local col0 ref" href="#30rate_select" title='rate_select' data-ref="30rate_select" data-ref-filename="30rate_select">rate_select</a>, <var>1</var>);</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>	<a class="local col8 ref" href="#28link_config" title='link_config' data-ref="28link_config" data-ref-filename="28link_config">link_config</a>[<var>0</var>] = <var>0</var>;</td></tr>
<tr><th id="163">163</th><td>	<a class="local col8 ref" href="#28link_config" title='link_config' data-ref="28link_config" data-ref-filename="28link_config">link_config</a>[<var>1</var>] = <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#427" title="(1 &lt;&lt; 0)" data-ref="_M/DP_SET_ANSI_8B10B">DP_SET_ANSI_8B10B</a>;</td></tr>
<tr><th id="164">164</th><td>	<a class="ref fn" href="../../../../../include/drm/drm_dp_helper.h.html#drm_dp_dpcd_write" title='drm_dp_dpcd_write' data-ref="drm_dp_dpcd_write" data-ref-filename="drm_dp_dpcd_write">drm_dp_dpcd_write</a>(&amp;<a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::aux" title='intel_dp::aux' data-ref="intel_dp::aux" data-ref-filename="intel_dp..aux">aux</a>, <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#422" title="0x107" data-ref="_M/DP_DOWNSPREAD_CTRL">DP_DOWNSPREAD_CTRL</a>, <a class="local col8 ref" href="#28link_config" title='link_config' data-ref="28link_config" data-ref-filename="28link_config">link_config</a>, <var>2</var>);</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>	<a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::DP" title='intel_dp::DP' data-ref="intel_dp::DP" data-ref-filename="intel_dp..DP">DP</a> |= <a class="macro" href="../i915_reg.h.html#5433" title="(1 &lt;&lt; 31)" data-ref="_M/DP_PORT_EN">DP_PORT_EN</a>;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>	<i>/* clock recovery */</i></td></tr>
<tr><th id="169">169</th><td>	<b>if</b> (!<a class="tu ref fn" href="#intel_dp_reset_link_train" title='intel_dp_reset_link_train' data-use='c' data-ref="intel_dp_reset_link_train" data-ref-filename="intel_dp_reset_link_train">intel_dp_reset_link_train</a>(<a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>,</td></tr>
<tr><th id="170">170</th><td>				       <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#378" title="1" data-ref="_M/DP_TRAINING_PATTERN_1">DP_TRAINING_PATTERN_1</a> |</td></tr>
<tr><th id="171">171</th><td>				       <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#393" title="(1 &lt;&lt; 5)" data-ref="_M/DP_LINK_SCRAMBLING_DISABLE">DP_LINK_SCRAMBLING_DISABLE</a>)) {</td></tr>
<tr><th id="172">172</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;failed to enable link training\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"failed to enable link training\n"</q>);</td></tr>
<tr><th id="173">173</th><td>		<b>return</b> <a class="enum" href="../../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="174">174</th><td>	}</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>	<i>/*</i></td></tr>
<tr><th id="177">177</th><td><i>	 * The DP 1.4 spec defines the max clock recovery retries value</i></td></tr>
<tr><th id="178">178</th><td><i>	 * as 10 but for pre-DP 1.4 devices we set a very tolerant</i></td></tr>
<tr><th id="179">179</th><td><i>	 * retry limit of 80 (4 voltage levels x 4 preemphasis levels x</i></td></tr>
<tr><th id="180">180</th><td><i>	 * x 5 identical voltage retries). Since the previous specs didn't</i></td></tr>
<tr><th id="181">181</th><td><i>	 * define a limit and created the possibility of an infinite loop</i></td></tr>
<tr><th id="182">182</th><td><i>	 * we want to prevent any sync from triggering that corner case.</i></td></tr>
<tr><th id="183">183</th><td><i>	 */</i></td></tr>
<tr><th id="184">184</th><td>	<b>if</b> (<a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::dpcd" title='intel_dp::dpcd' data-ref="intel_dp::dpcd" data-ref-filename="intel_dp..dpcd">dpcd</a>[<a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#66" title="0x000" data-ref="_M/DP_DPCD_REV">DP_DPCD_REV</a>] &gt;= <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#71" title="0x14" data-ref="_M/DP_DPCD_REV_14">DP_DPCD_REV_14</a>)</td></tr>
<tr><th id="185">185</th><td>		<a class="local col6 ref" href="#26max_cr_tries" title='max_cr_tries' data-ref="26max_cr_tries" data-ref-filename="26max_cr_tries">max_cr_tries</a> = <var>10</var>;</td></tr>
<tr><th id="186">186</th><td>	<b>else</b></td></tr>
<tr><th id="187">187</th><td>		<a class="local col6 ref" href="#26max_cr_tries" title='max_cr_tries' data-ref="26max_cr_tries" data-ref-filename="26max_cr_tries">max_cr_tries</a> = <var>80</var>;</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>	<a class="local col4 ref" href="#24voltage_tries" title='voltage_tries' data-ref="24voltage_tries" data-ref-filename="24voltage_tries">voltage_tries</a> = <var>1</var>;</td></tr>
<tr><th id="190">190</th><td>	<b>for</b> (<a class="local col5 ref" href="#25cr_tries" title='cr_tries' data-ref="25cr_tries" data-ref-filename="25cr_tries">cr_tries</a> = <var>0</var>; <a class="local col5 ref" href="#25cr_tries" title='cr_tries' data-ref="25cr_tries" data-ref-filename="25cr_tries">cr_tries</a> &lt; <a class="local col6 ref" href="#26max_cr_tries" title='max_cr_tries' data-ref="26max_cr_tries" data-ref-filename="26max_cr_tries">max_cr_tries</a>; ++<a class="local col5 ref" href="#25cr_tries" title='cr_tries' data-ref="25cr_tries" data-ref-filename="25cr_tries">cr_tries</a>) {</td></tr>
<tr><th id="191">191</th><td>		<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col1 decl" id="31link_status" title='link_status' data-type='u8 [6]' data-ref="31link_status" data-ref-filename="31link_status">link_status</dfn>[<a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#1043" title="6" data-ref="_M/DP_LINK_STATUS_SIZE">DP_LINK_STATUS_SIZE</a>];</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>		<a class="ref fn" href="../../../../../include/drm/drm_dp_helper.h.html#drm_dp_link_train_clock_recovery_delay" title='drm_dp_link_train_clock_recovery_delay' data-ref="drm_dp_link_train_clock_recovery_delay" data-ref-filename="drm_dp_link_train_clock_recovery_delay">drm_dp_link_train_clock_recovery_delay</a>(<a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::dpcd" title='intel_dp::dpcd' data-ref="intel_dp::dpcd" data-ref-filename="intel_dp..dpcd">dpcd</a>);</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>		<b>if</b> (!<a class="ref fn" href="intel_dp.h.html#intel_dp_get_link_status" title='intel_dp_get_link_status' data-ref="intel_dp_get_link_status" data-ref-filename="intel_dp_get_link_status">intel_dp_get_link_status</a>(<a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>, <a class="local col1 ref" href="#31link_status" title='link_status' data-ref="31link_status" data-ref-filename="31link_status">link_status</a>)) {</td></tr>
<tr><th id="196">196</th><td>			<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;failed to get link status\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"failed to get link status\n"</q>);</td></tr>
<tr><th id="197">197</th><td>			<b>return</b> <a class="enum" href="../../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="198">198</th><td>		}</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>		<b>if</b> (<a class="ref fn" href="../../../../../include/drm/drm_dp_helper.h.html#drm_dp_clock_recovery_ok" title='drm_dp_clock_recovery_ok' data-ref="drm_dp_clock_recovery_ok" data-ref-filename="drm_dp_clock_recovery_ok">drm_dp_clock_recovery_ok</a>(<a class="local col1 ref" href="#31link_status" title='link_status' data-ref="31link_status" data-ref-filename="31link_status">link_status</a>, <a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::lane_count" title='intel_dp::lane_count' data-ref="intel_dp::lane_count" data-ref-filename="intel_dp..lane_count">lane_count</a>)) {</td></tr>
<tr><th id="201">201</th><td>			<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;clock recovery OK\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"clock recovery OK\n"</q>);</td></tr>
<tr><th id="202">202</th><td>			<b>return</b> <a class="enum" href="../../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="203">203</th><td>		}</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>		<b>if</b> (<a class="local col4 ref" href="#24voltage_tries" title='voltage_tries' data-ref="24voltage_tries" data-ref-filename="24voltage_tries">voltage_tries</a> == <var>5</var>) {</td></tr>
<tr><th id="206">206</th><td>			<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Same voltage tried 5 times\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Same voltage tried 5 times\n"</q>);</td></tr>
<tr><th id="207">207</th><td>			<b>return</b> <a class="enum" href="../../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="208">208</th><td>		}</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>		<b>if</b> (<a class="local col7 ref" href="#27max_vswing_reached" title='max_vswing_reached' data-ref="27max_vswing_reached" data-ref-filename="27max_vswing_reached">max_vswing_reached</a>) {</td></tr>
<tr><th id="211">211</th><td>			<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Max Voltage Swing reached\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Max Voltage Swing reached\n"</q>);</td></tr>
<tr><th id="212">212</th><td>			<b>return</b> <a class="enum" href="../../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="213">213</th><td>		}</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>		<a class="local col3 ref" href="#23voltage" title='voltage' data-ref="23voltage" data-ref-filename="23voltage">voltage</a> = <a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::train_set" title='intel_dp::train_set' data-ref="intel_dp::train_set" data-ref-filename="intel_dp..train_set">train_set</a>[<var>0</var>] &amp; <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#405" title="0x3" data-ref="_M/DP_TRAIN_VOLTAGE_SWING_MASK">DP_TRAIN_VOLTAGE_SWING_MASK</a>;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>		<i>/* Update training set as requested by target */</i></td></tr>
<tr><th id="218">218</th><td>		<a class="tu ref fn" href="#intel_get_adjust_train" title='intel_get_adjust_train' data-use='c' data-ref="intel_get_adjust_train" data-ref-filename="intel_get_adjust_train">intel_get_adjust_train</a>(<a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>, <a class="local col1 ref" href="#31link_status" title='link_status' data-ref="31link_status" data-ref-filename="31link_status">link_status</a>);</td></tr>
<tr><th id="219">219</th><td>		<b>if</b> (!<a class="tu ref fn" href="#intel_dp_update_link_train" title='intel_dp_update_link_train' data-use='c' data-ref="intel_dp_update_link_train" data-ref-filename="intel_dp_update_link_train">intel_dp_update_link_train</a>(<a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>)) {</td></tr>
<tr><th id="220">220</th><td>			<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;failed to update link training\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"failed to update link training\n"</q>);</td></tr>
<tr><th id="221">221</th><td>			<b>return</b> <a class="enum" href="../../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="222">222</th><td>		}</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>		<b>if</b> ((<a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::train_set" title='intel_dp::train_set' data-ref="intel_dp::train_set" data-ref-filename="intel_dp..train_set">train_set</a>[<var>0</var>] &amp; <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#405" title="0x3" data-ref="_M/DP_TRAIN_VOLTAGE_SWING_MASK">DP_TRAIN_VOLTAGE_SWING_MASK</a>) ==</td></tr>
<tr><th id="225">225</th><td>		    <a class="local col3 ref" href="#23voltage" title='voltage' data-ref="23voltage" data-ref-filename="23voltage">voltage</a>)</td></tr>
<tr><th id="226">226</th><td>			++<a class="local col4 ref" href="#24voltage_tries" title='voltage_tries' data-ref="24voltage_tries" data-ref-filename="24voltage_tries">voltage_tries</a>;</td></tr>
<tr><th id="227">227</th><td>		<b>else</b></td></tr>
<tr><th id="228">228</th><td>			<a class="local col4 ref" href="#24voltage_tries" title='voltage_tries' data-ref="24voltage_tries" data-ref-filename="24voltage_tries">voltage_tries</a> = <var>1</var>;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>		<b>if</b> (<a class="tu ref fn" href="#intel_dp_link_max_vswing_reached" title='intel_dp_link_max_vswing_reached' data-use='c' data-ref="intel_dp_link_max_vswing_reached" data-ref-filename="intel_dp_link_max_vswing_reached">intel_dp_link_max_vswing_reached</a>(<a class="local col2 ref" href="#22intel_dp" title='intel_dp' data-ref="22intel_dp" data-ref-filename="22intel_dp">intel_dp</a>))</td></tr>
<tr><th id="231">231</th><td>			<a class="local col7 ref" href="#27max_vswing_reached" title='max_vswing_reached' data-ref="27max_vswing_reached" data-ref-filename="27max_vswing_reached">max_vswing_reached</a> = <a class="enum" href="../../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>	}</td></tr>
<tr><th id="234">234</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;Failed clock recovery %d times, giving up!\n&quot;, max_cr_tries)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"Failed clock recovery %d times, giving up!\n"</q>, <a class="local col6 ref" href="#26max_cr_tries" title='max_cr_tries' data-ref="26max_cr_tries" data-ref-filename="26max_cr_tries">max_cr_tries</a>);</td></tr>
<tr><th id="235">235</th><td>	<b>return</b> <a class="enum" href="../../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="236">236</th><td>}</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><i  data-doc="intel_dp_training_pattern">/*</i></td></tr>
<tr><th id="239">239</th><td><i  data-doc="intel_dp_training_pattern"> * Pick training pattern for channel equalization. Training pattern 4 for HBR3</i></td></tr>
<tr><th id="240">240</th><td><i  data-doc="intel_dp_training_pattern"> * or for 1.4 devices that support it, training Pattern 3 for HBR2</i></td></tr>
<tr><th id="241">241</th><td><i  data-doc="intel_dp_training_pattern"> * or 1.2 devices that support it, Training Pattern 2 otherwise.</i></td></tr>
<tr><th id="242">242</th><td><i  data-doc="intel_dp_training_pattern"> */</i></td></tr>
<tr><th id="243">243</th><td><em>static</em> <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="tu decl def fn" id="intel_dp_training_pattern" title='intel_dp_training_pattern' data-type='u32 intel_dp_training_pattern(struct intel_dp * intel_dp)' data-ref="intel_dp_training_pattern" data-ref-filename="intel_dp_training_pattern">intel_dp_training_pattern</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_dp" title='intel_dp' data-ref="intel_dp" data-ref-filename="intel_dp">intel_dp</a> *<dfn class="local col2 decl" id="32intel_dp" title='intel_dp' data-type='struct intel_dp *' data-ref="32intel_dp" data-ref-filename="32intel_dp">intel_dp</dfn>)</td></tr>
<tr><th id="244">244</th><td>{</td></tr>
<tr><th id="245">245</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col3 decl" id="33source_tps3" title='source_tps3' data-type='bool' data-ref="33source_tps3" data-ref-filename="33source_tps3">source_tps3</dfn>, <dfn class="local col4 decl" id="34sink_tps3" title='sink_tps3' data-type='bool' data-ref="34sink_tps3" data-ref-filename="34sink_tps3">sink_tps3</dfn>, <dfn class="local col5 decl" id="35source_tps4" title='source_tps4' data-type='bool' data-ref="35source_tps4" data-ref-filename="35source_tps4">source_tps4</dfn>, <dfn class="local col6 decl" id="36sink_tps4" title='sink_tps4' data-type='bool' data-ref="36sink_tps4" data-ref-filename="36sink_tps4">sink_tps4</dfn>;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>	<i>/*</i></td></tr>
<tr><th id="248">248</th><td><i>	 * Intel platforms that support HBR3 also support TPS4. It is mandatory</i></td></tr>
<tr><th id="249">249</th><td><i>	 * for all downstream devices that support HBR3. There are no known eDP</i></td></tr>
<tr><th id="250">250</th><td><i>	 * panels that support TPS4 as of Feb 2018 as per VESA eDP_v1.4b_E1</i></td></tr>
<tr><th id="251">251</th><td><i>	 * specification.</i></td></tr>
<tr><th id="252">252</th><td><i>	 */</i></td></tr>
<tr><th id="253">253</th><td>	<a class="local col5 ref" href="#35source_tps4" title='source_tps4' data-ref="35source_tps4" data-ref-filename="35source_tps4">source_tps4</a> = <a class="ref fn" href="intel_dp.h.html#intel_dp_source_supports_hbr3" title='intel_dp_source_supports_hbr3' data-ref="intel_dp_source_supports_hbr3" data-ref-filename="intel_dp_source_supports_hbr3">intel_dp_source_supports_hbr3</a>(<a class="local col2 ref" href="#32intel_dp" title='intel_dp' data-ref="32intel_dp" data-ref-filename="32intel_dp">intel_dp</a>);</td></tr>
<tr><th id="254">254</th><td>	<a class="local col6 ref" href="#36sink_tps4" title='sink_tps4' data-ref="36sink_tps4" data-ref-filename="36sink_tps4">sink_tps4</a> = <a class="ref fn" href="../../../../../include/drm/drm_dp_helper.h.html#drm_dp_tps4_supported" title='drm_dp_tps4_supported' data-ref="drm_dp_tps4_supported" data-ref-filename="drm_dp_tps4_supported">drm_dp_tps4_supported</a>(<a class="local col2 ref" href="#32intel_dp" title='intel_dp' data-ref="32intel_dp" data-ref-filename="32intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::dpcd" title='intel_dp::dpcd' data-ref="intel_dp::dpcd" data-ref-filename="intel_dp..dpcd">dpcd</a>);</td></tr>
<tr><th id="255">255</th><td>	<b>if</b> (<a class="local col5 ref" href="#35source_tps4" title='source_tps4' data-ref="35source_tps4" data-ref-filename="35source_tps4">source_tps4</a> &amp;&amp; <a class="local col6 ref" href="#36sink_tps4" title='sink_tps4' data-ref="36sink_tps4" data-ref-filename="36sink_tps4">sink_tps4</a>) {</td></tr>
<tr><th id="256">256</th><td>		<b>return</b> <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#381" title="7" data-ref="_M/DP_TRAINING_PATTERN_4">DP_TRAINING_PATTERN_4</a>;</td></tr>
<tr><th id="257">257</th><td>	} <b>else</b> <b>if</b> (<a class="local col2 ref" href="#32intel_dp" title='intel_dp' data-ref="32intel_dp" data-ref-filename="32intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::link_rate" title='intel_dp::link_rate' data-ref="intel_dp::link_rate" data-ref-filename="intel_dp..link_rate">link_rate</a> == <var>810000</var>) {</td></tr>
<tr><th id="258">258</th><td>		<b>if</b> (!<a class="local col5 ref" href="#35source_tps4" title='source_tps4' data-ref="35source_tps4" data-ref-filename="35source_tps4">source_tps4</a>)</td></tr>
<tr><th id="259">259</th><td>			<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;8.1 Gbps link rate without source HBR3/TPS4 support\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"8.1 Gbps link rate without source HBR3/TPS4 support\n"</q>);</td></tr>
<tr><th id="260">260</th><td>		<b>if</b> (!<a class="local col6 ref" href="#36sink_tps4" title='sink_tps4' data-ref="36sink_tps4" data-ref-filename="36sink_tps4">sink_tps4</a>)</td></tr>
<tr><th id="261">261</th><td>			<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;8.1 Gbps link rate without sink TPS4 support\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"8.1 Gbps link rate without sink TPS4 support\n"</q>);</td></tr>
<tr><th id="262">262</th><td>	}</td></tr>
<tr><th id="263">263</th><td>	<i>/*</i></td></tr>
<tr><th id="264">264</th><td><i>	 * Intel platforms that support HBR2 also support TPS3. TPS3 support is</i></td></tr>
<tr><th id="265">265</th><td><i>	 * also mandatory for downstream devices that support HBR2. However, not</i></td></tr>
<tr><th id="266">266</th><td><i>	 * all sinks follow the spec.</i></td></tr>
<tr><th id="267">267</th><td><i>	 */</i></td></tr>
<tr><th id="268">268</th><td>	<a class="local col3 ref" href="#33source_tps3" title='source_tps3' data-ref="33source_tps3" data-ref-filename="33source_tps3">source_tps3</a> = <a class="ref fn" href="intel_dp.h.html#intel_dp_source_supports_hbr2" title='intel_dp_source_supports_hbr2' data-ref="intel_dp_source_supports_hbr2" data-ref-filename="intel_dp_source_supports_hbr2">intel_dp_source_supports_hbr2</a>(<a class="local col2 ref" href="#32intel_dp" title='intel_dp' data-ref="32intel_dp" data-ref-filename="32intel_dp">intel_dp</a>);</td></tr>
<tr><th id="269">269</th><td>	<a class="local col4 ref" href="#34sink_tps3" title='sink_tps3' data-ref="34sink_tps3" data-ref-filename="34sink_tps3">sink_tps3</a> = <a class="ref fn" href="../../../../../include/drm/drm_dp_helper.h.html#drm_dp_tps3_supported" title='drm_dp_tps3_supported' data-ref="drm_dp_tps3_supported" data-ref-filename="drm_dp_tps3_supported">drm_dp_tps3_supported</a>(<a class="local col2 ref" href="#32intel_dp" title='intel_dp' data-ref="32intel_dp" data-ref-filename="32intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::dpcd" title='intel_dp::dpcd' data-ref="intel_dp::dpcd" data-ref-filename="intel_dp..dpcd">dpcd</a>);</td></tr>
<tr><th id="270">270</th><td>	<b>if</b> (<a class="local col3 ref" href="#33source_tps3" title='source_tps3' data-ref="33source_tps3" data-ref-filename="33source_tps3">source_tps3</a> &amp;&amp; <a class="local col4 ref" href="#34sink_tps3" title='sink_tps3' data-ref="34sink_tps3" data-ref-filename="34sink_tps3">sink_tps3</a>) {</td></tr>
<tr><th id="271">271</th><td>		<b>return</b>  <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#380" title="3" data-ref="_M/DP_TRAINING_PATTERN_3">DP_TRAINING_PATTERN_3</a>;</td></tr>
<tr><th id="272">272</th><td>	} <b>else</b> <b>if</b> (<a class="local col2 ref" href="#32intel_dp" title='intel_dp' data-ref="32intel_dp" data-ref-filename="32intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::link_rate" title='intel_dp::link_rate' data-ref="intel_dp::link_rate" data-ref-filename="intel_dp..link_rate">link_rate</a> &gt;= <var>540000</var>) {</td></tr>
<tr><th id="273">273</th><td>		<b>if</b> (!<a class="local col3 ref" href="#33source_tps3" title='source_tps3' data-ref="33source_tps3" data-ref-filename="33source_tps3">source_tps3</a>)</td></tr>
<tr><th id="274">274</th><td>			<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;&gt;=5.4/6.48 Gbps link rate without source HBR2/TPS3 support\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"&gt;=5.4/6.48 Gbps link rate without source HBR2/TPS3 support\n"</q>);</td></tr>
<tr><th id="275">275</th><td>		<b>if</b> (!<a class="local col4 ref" href="#34sink_tps3" title='sink_tps3' data-ref="34sink_tps3" data-ref-filename="34sink_tps3">sink_tps3</a>)</td></tr>
<tr><th id="276">276</th><td>			<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;&gt;=5.4/6.48 Gbps link rate without sink TPS3 support\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"&gt;=5.4/6.48 Gbps link rate without sink TPS3 support\n"</q>);</td></tr>
<tr><th id="277">277</th><td>	}</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>	<b>return</b> <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#379" title="2" data-ref="_M/DP_TRAINING_PATTERN_2">DP_TRAINING_PATTERN_2</a>;</td></tr>
<tr><th id="280">280</th><td>}</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><em>static</em> <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a></td></tr>
<tr><th id="283">283</th><td><dfn class="tu decl def fn" id="intel_dp_link_training_channel_equalization" title='intel_dp_link_training_channel_equalization' data-type='bool intel_dp_link_training_channel_equalization(struct intel_dp * intel_dp)' data-ref="intel_dp_link_training_channel_equalization" data-ref-filename="intel_dp_link_training_channel_equalization">intel_dp_link_training_channel_equalization</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_dp" title='intel_dp' data-ref="intel_dp" data-ref-filename="intel_dp">intel_dp</a> *<dfn class="local col7 decl" id="37intel_dp" title='intel_dp' data-type='struct intel_dp *' data-ref="37intel_dp" data-ref-filename="37intel_dp">intel_dp</dfn>)</td></tr>
<tr><th id="284">284</th><td>{</td></tr>
<tr><th id="285">285</th><td>	<em>int</em> <dfn class="local col8 decl" id="38tries" title='tries' data-type='int' data-ref="38tries" data-ref-filename="38tries">tries</dfn>;</td></tr>
<tr><th id="286">286</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="39training_pattern" title='training_pattern' data-type='u32' data-ref="39training_pattern" data-ref-filename="39training_pattern">training_pattern</dfn>;</td></tr>
<tr><th id="287">287</th><td>	<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='__u8' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="local col0 decl" id="40link_status" title='link_status' data-type='u8 [6]' data-ref="40link_status" data-ref-filename="40link_status">link_status</dfn>[<a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#1043" title="6" data-ref="_M/DP_LINK_STATUS_SIZE">DP_LINK_STATUS_SIZE</a>];</td></tr>
<tr><th id="288">288</th><td>	<a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col1 decl" id="41channel_eq" title='channel_eq' data-type='bool' data-ref="41channel_eq" data-ref-filename="41channel_eq">channel_eq</dfn> = <a class="enum" href="../../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>	<a class="local col9 ref" href="#39training_pattern" title='training_pattern' data-ref="39training_pattern" data-ref-filename="39training_pattern">training_pattern</a> = <a class="tu ref fn" href="#intel_dp_training_pattern" title='intel_dp_training_pattern' data-use='c' data-ref="intel_dp_training_pattern" data-ref-filename="intel_dp_training_pattern">intel_dp_training_pattern</a>(<a class="local col7 ref" href="#37intel_dp" title='intel_dp' data-ref="37intel_dp" data-ref-filename="37intel_dp">intel_dp</a>);</td></tr>
<tr><th id="291">291</th><td>	<i>/* Scrambling is disabled for TPS2/3 and enabled for TPS4 */</i></td></tr>
<tr><th id="292">292</th><td>	<b>if</b> (<a class="local col9 ref" href="#39training_pattern" title='training_pattern' data-ref="39training_pattern" data-ref-filename="39training_pattern">training_pattern</a> != <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#381" title="7" data-ref="_M/DP_TRAINING_PATTERN_4">DP_TRAINING_PATTERN_4</a>)</td></tr>
<tr><th id="293">293</th><td>		<a class="local col9 ref" href="#39training_pattern" title='training_pattern' data-ref="39training_pattern" data-ref-filename="39training_pattern">training_pattern</a> |= <a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#393" title="(1 &lt;&lt; 5)" data-ref="_M/DP_LINK_SCRAMBLING_DISABLE">DP_LINK_SCRAMBLING_DISABLE</a>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>	<i>/* channel equalization */</i></td></tr>
<tr><th id="296">296</th><td>	<b>if</b> (!<a class="tu ref fn" href="#intel_dp_set_link_train" title='intel_dp_set_link_train' data-use='c' data-ref="intel_dp_set_link_train" data-ref-filename="intel_dp_set_link_train">intel_dp_set_link_train</a>(<a class="local col7 ref" href="#37intel_dp" title='intel_dp' data-ref="37intel_dp" data-ref-filename="37intel_dp">intel_dp</a>,</td></tr>
<tr><th id="297">297</th><td>				     <a class="local col9 ref" href="#39training_pattern" title='training_pattern' data-ref="39training_pattern" data-ref-filename="39training_pattern">training_pattern</a>)) {</td></tr>
<tr><th id="298">298</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;failed to start channel equalization\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"failed to start channel equalization\n"</q>);</td></tr>
<tr><th id="299">299</th><td>		<b>return</b> <a class="enum" href="../../../../../include/linux/stddef.h.html#false" title='false' data-ref="false" data-ref-filename="false">false</a>;</td></tr>
<tr><th id="300">300</th><td>	}</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>	<b>for</b> (<a class="local col8 ref" href="#38tries" title='tries' data-ref="38tries" data-ref-filename="38tries">tries</a> = <var>0</var>; <a class="local col8 ref" href="#38tries" title='tries' data-ref="38tries" data-ref-filename="38tries">tries</a> &lt; <var>5</var>; <a class="local col8 ref" href="#38tries" title='tries' data-ref="38tries" data-ref-filename="38tries">tries</a>++) {</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>		<a class="ref fn" href="../../../../../include/drm/drm_dp_helper.h.html#drm_dp_link_train_channel_eq_delay" title='drm_dp_link_train_channel_eq_delay' data-ref="drm_dp_link_train_channel_eq_delay" data-ref-filename="drm_dp_link_train_channel_eq_delay">drm_dp_link_train_channel_eq_delay</a>(<a class="local col7 ref" href="#37intel_dp" title='intel_dp' data-ref="37intel_dp" data-ref-filename="37intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::dpcd" title='intel_dp::dpcd' data-ref="intel_dp::dpcd" data-ref-filename="intel_dp..dpcd">dpcd</a>);</td></tr>
<tr><th id="305">305</th><td>		<b>if</b> (!<a class="ref fn" href="intel_dp.h.html#intel_dp_get_link_status" title='intel_dp_get_link_status' data-ref="intel_dp_get_link_status" data-ref-filename="intel_dp_get_link_status">intel_dp_get_link_status</a>(<a class="local col7 ref" href="#37intel_dp" title='intel_dp' data-ref="37intel_dp" data-ref-filename="37intel_dp">intel_dp</a>, <a class="local col0 ref" href="#40link_status" title='link_status' data-ref="40link_status" data-ref-filename="40link_status">link_status</a>)) {</td></tr>
<tr><th id="306">306</th><td>			<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;failed to get link status\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"failed to get link status\n"</q>);</td></tr>
<tr><th id="307">307</th><td>			<b>break</b>;</td></tr>
<tr><th id="308">308</th><td>		}</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>		<i>/* Make sure clock is still ok */</i></td></tr>
<tr><th id="311">311</th><td>		<b>if</b> (!<a class="ref fn" href="../../../../../include/drm/drm_dp_helper.h.html#drm_dp_clock_recovery_ok" title='drm_dp_clock_recovery_ok' data-ref="drm_dp_clock_recovery_ok" data-ref-filename="drm_dp_clock_recovery_ok">drm_dp_clock_recovery_ok</a>(<a class="local col0 ref" href="#40link_status" title='link_status' data-ref="40link_status" data-ref-filename="40link_status">link_status</a>,</td></tr>
<tr><th id="312">312</th><td>					      <a class="local col7 ref" href="#37intel_dp" title='intel_dp' data-ref="37intel_dp" data-ref-filename="37intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::lane_count" title='intel_dp::lane_count' data-ref="intel_dp::lane_count" data-ref-filename="intel_dp..lane_count">lane_count</a>)) {</td></tr>
<tr><th id="313">313</th><td>			<a class="tu ref fn" href="#intel_dp_dump_link_status" title='intel_dp_dump_link_status' data-use='c' data-ref="intel_dp_dump_link_status" data-ref-filename="intel_dp_dump_link_status">intel_dp_dump_link_status</a>(<a class="local col0 ref" href="#40link_status" title='link_status' data-ref="40link_status" data-ref-filename="40link_status">link_status</a>);</td></tr>
<tr><th id="314">314</th><td>			<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Clock recovery check failed, cannot &quot; &quot;continue channel equalization\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Clock recovery check failed, cannot "</q></td></tr>
<tr><th id="315">315</th><td>				      <q>"continue channel equalization\n"</q>);</td></tr>
<tr><th id="316">316</th><td>			<b>break</b>;</td></tr>
<tr><th id="317">317</th><td>		}</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>		<b>if</b> (<a class="ref fn" href="../../../../../include/drm/drm_dp_helper.h.html#drm_dp_channel_eq_ok" title='drm_dp_channel_eq_ok' data-ref="drm_dp_channel_eq_ok" data-ref-filename="drm_dp_channel_eq_ok">drm_dp_channel_eq_ok</a>(<a class="local col0 ref" href="#40link_status" title='link_status' data-ref="40link_status" data-ref-filename="40link_status">link_status</a>,</td></tr>
<tr><th id="320">320</th><td>					 <a class="local col7 ref" href="#37intel_dp" title='intel_dp' data-ref="37intel_dp" data-ref-filename="37intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::lane_count" title='intel_dp::lane_count' data-ref="intel_dp::lane_count" data-ref-filename="intel_dp..lane_count">lane_count</a>)) {</td></tr>
<tr><th id="321">321</th><td>			<a class="local col1 ref" href="#41channel_eq" title='channel_eq' data-ref="41channel_eq" data-ref-filename="41channel_eq">channel_eq</a> = <a class="enum" href="../../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="322">322</th><td>			<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Channel EQ done. DP Training &quot; &quot;successful\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Channel EQ done. DP Training "</q></td></tr>
<tr><th id="323">323</th><td>				      <q>"successful\n"</q>);</td></tr>
<tr><th id="324">324</th><td>			<b>break</b>;</td></tr>
<tr><th id="325">325</th><td>		}</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>		<i>/* Update training set as requested by target */</i></td></tr>
<tr><th id="328">328</th><td>		<a class="tu ref fn" href="#intel_get_adjust_train" title='intel_get_adjust_train' data-use='c' data-ref="intel_get_adjust_train" data-ref-filename="intel_get_adjust_train">intel_get_adjust_train</a>(<a class="local col7 ref" href="#37intel_dp" title='intel_dp' data-ref="37intel_dp" data-ref-filename="37intel_dp">intel_dp</a>, <a class="local col0 ref" href="#40link_status" title='link_status' data-ref="40link_status" data-ref-filename="40link_status">link_status</a>);</td></tr>
<tr><th id="329">329</th><td>		<b>if</b> (!<a class="tu ref fn" href="#intel_dp_update_link_train" title='intel_dp_update_link_train' data-use='c' data-ref="intel_dp_update_link_train" data-ref-filename="intel_dp_update_link_train">intel_dp_update_link_train</a>(<a class="local col7 ref" href="#37intel_dp" title='intel_dp' data-ref="37intel_dp" data-ref-filename="37intel_dp">intel_dp</a>)) {</td></tr>
<tr><th id="330">330</th><td>			<a class="macro" href="../../../../../include/drm/drm_print.h.html#314" title="drm_err(&quot;failed to update link training\n&quot;)" data-ref="_M/DRM_ERROR">DRM_ERROR</a>(<q>"failed to update link training\n"</q>);</td></tr>
<tr><th id="331">331</th><td>			<b>break</b>;</td></tr>
<tr><th id="332">332</th><td>		}</td></tr>
<tr><th id="333">333</th><td>	}</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>	<i>/* Try 5 times, else fail and try at lower BW */</i></td></tr>
<tr><th id="336">336</th><td>	<b>if</b> (<a class="local col8 ref" href="#38tries" title='tries' data-ref="38tries" data-ref-filename="38tries">tries</a> == <var>5</var>) {</td></tr>
<tr><th id="337">337</th><td>		<a class="tu ref fn" href="#intel_dp_dump_link_status" title='intel_dp_dump_link_status' data-use='c' data-ref="intel_dp_dump_link_status" data-ref-filename="intel_dp_dump_link_status">intel_dp_dump_link_status</a>(<a class="local col0 ref" href="#40link_status" title='link_status' data-ref="40link_status" data-ref-filename="40link_status">link_status</a>);</td></tr>
<tr><th id="338">338</th><td>		<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;Channel equalization failed 5 times\n&quot;)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"Channel equalization failed 5 times\n"</q>);</td></tr>
<tr><th id="339">339</th><td>	}</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>	<a class="ref fn" href="intel_dp.h.html#intel_dp_set_idle_link_train" title='intel_dp_set_idle_link_train' data-ref="intel_dp_set_idle_link_train" data-ref-filename="intel_dp_set_idle_link_train">intel_dp_set_idle_link_train</a>(<a class="local col7 ref" href="#37intel_dp" title='intel_dp' data-ref="37intel_dp" data-ref-filename="37intel_dp">intel_dp</a>);</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>	<b>return</b> <a class="local col1 ref" href="#41channel_eq" title='channel_eq' data-ref="41channel_eq" data-ref-filename="41channel_eq">channel_eq</a>;</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>}</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><em>void</em> <dfn class="decl def fn" id="intel_dp_stop_link_train" title='intel_dp_stop_link_train' data-ref="intel_dp_stop_link_train" data-ref-filename="intel_dp_stop_link_train">intel_dp_stop_link_train</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_dp" title='intel_dp' data-ref="intel_dp" data-ref-filename="intel_dp">intel_dp</a> *<dfn class="local col2 decl" id="42intel_dp" title='intel_dp' data-type='struct intel_dp *' data-ref="42intel_dp" data-ref-filename="42intel_dp">intel_dp</dfn>)</td></tr>
<tr><th id="348">348</th><td>{</td></tr>
<tr><th id="349">349</th><td>	<a class="local col2 ref" href="#42intel_dp" title='intel_dp' data-ref="42intel_dp" data-ref-filename="42intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::link_trained" title='intel_dp::link_trained' data-ref="intel_dp::link_trained" data-ref-filename="intel_dp..link_trained">link_trained</a> = <a class="enum" href="../../../../../include/linux/stddef.h.html#true" title='true' data-ref="true" data-ref-filename="true">true</a>;</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>	<a class="tu ref fn" href="#intel_dp_set_link_train" title='intel_dp_set_link_train' data-use='c' data-ref="intel_dp_set_link_train" data-ref-filename="intel_dp_set_link_train">intel_dp_set_link_train</a>(<a class="local col2 ref" href="#42intel_dp" title='intel_dp' data-ref="42intel_dp" data-ref-filename="42intel_dp">intel_dp</a>,</td></tr>
<tr><th id="352">352</th><td>				<a class="macro" href="../../../../../include/drm/drm_dp_helper.h.html#377" title="0" data-ref="_M/DP_TRAINING_PATTERN_DISABLE">DP_TRAINING_PATTERN_DISABLE</a>);</td></tr>
<tr><th id="353">353</th><td>}</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><em>void</em></td></tr>
<tr><th id="356">356</th><td><dfn class="decl def fn" id="intel_dp_start_link_train" title='intel_dp_start_link_train' data-ref="intel_dp_start_link_train" data-ref-filename="intel_dp_start_link_train">intel_dp_start_link_train</dfn>(<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_dp" title='intel_dp' data-ref="intel_dp" data-ref-filename="intel_dp">intel_dp</a> *<dfn class="local col3 decl" id="43intel_dp" title='intel_dp' data-type='struct intel_dp *' data-ref="43intel_dp" data-ref-filename="43intel_dp">intel_dp</dfn>)</td></tr>
<tr><th id="357">357</th><td>{</td></tr>
<tr><th id="358">358</th><td>	<b>struct</b> <a class="type" href="../intel_drv.h.html#intel_connector" title='intel_connector' data-ref="intel_connector" data-ref-filename="intel_connector">intel_connector</a> *<dfn class="local col4 decl" id="44intel_connector" title='intel_connector' data-type='struct intel_connector *' data-ref="44intel_connector" data-ref-filename="44intel_connector">intel_connector</dfn> = <a class="local col3 ref" href="#43intel_dp" title='intel_dp' data-ref="43intel_dp" data-ref-filename="43intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::attached_connector" title='intel_dp::attached_connector' data-ref="intel_dp::attached_connector" data-ref-filename="intel_dp..attached_connector">attached_connector</a>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>	<b>if</b> (!<a class="tu ref fn" href="#intel_dp_link_training_clock_recovery" title='intel_dp_link_training_clock_recovery' data-use='c' data-ref="intel_dp_link_training_clock_recovery" data-ref-filename="intel_dp_link_training_clock_recovery">intel_dp_link_training_clock_recovery</a>(<a class="local col3 ref" href="#43intel_dp" title='intel_dp' data-ref="43intel_dp" data-ref-filename="43intel_dp">intel_dp</a>))</td></tr>
<tr><th id="361">361</th><td>		<b>goto</b> <a class="lbl" href="#45failure_handling" data-ref="45failure_handling" data-ref-filename="45failure_handling">failure_handling</a>;</td></tr>
<tr><th id="362">362</th><td>	<b>if</b> (!<a class="tu ref fn" href="#intel_dp_link_training_channel_equalization" title='intel_dp_link_training_channel_equalization' data-use='c' data-ref="intel_dp_link_training_channel_equalization" data-ref-filename="intel_dp_link_training_channel_equalization">intel_dp_link_training_channel_equalization</a>(<a class="local col3 ref" href="#43intel_dp" title='intel_dp' data-ref="43intel_dp" data-ref-filename="43intel_dp">intel_dp</a>))</td></tr>
<tr><th id="363">363</th><td>		<b>goto</b> <a class="lbl" href="#45failure_handling" data-ref="45failure_handling" data-ref-filename="45failure_handling">failure_handling</a>;</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;[CONNECTOR:%d:%s] Link Training Passed at Link Rate = %d, Lane count = %d&quot;, intel_connector-&gt;base.base.id, intel_connector-&gt;base.name, intel_dp-&gt;link_rate, intel_dp-&gt;lane_count)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"[CONNECTOR:%d:%s] Link Training Passed at Link Rate = %d, Lane count = %d"</q>,</td></tr>
<tr><th id="366">366</th><td>		      <a class="local col4 ref" href="#44intel_connector" title='intel_connector' data-ref="44intel_connector" data-ref-filename="44intel_connector">intel_connector</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_connector::base" title='intel_connector::base' data-ref="intel_connector::base" data-ref-filename="intel_connector..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_connector.h.html#drm_connector::base" title='drm_connector::base' data-ref="drm_connector::base" data-ref-filename="drm_connector..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_mode_object.h.html#drm_mode_object::id" title='drm_mode_object::id' data-ref="drm_mode_object::id" data-ref-filename="drm_mode_object..id">id</a>,</td></tr>
<tr><th id="367">367</th><td>		      <a class="local col4 ref" href="#44intel_connector" title='intel_connector' data-ref="44intel_connector" data-ref-filename="44intel_connector">intel_connector</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_connector::base" title='intel_connector::base' data-ref="intel_connector::base" data-ref-filename="intel_connector..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_connector.h.html#drm_connector::name" title='drm_connector::name' data-ref="drm_connector::name" data-ref-filename="drm_connector..name">name</a>,</td></tr>
<tr><th id="368">368</th><td>		      <a class="local col3 ref" href="#43intel_dp" title='intel_dp' data-ref="43intel_dp" data-ref-filename="43intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::link_rate" title='intel_dp::link_rate' data-ref="intel_dp::link_rate" data-ref-filename="intel_dp..link_rate">link_rate</a>, <a class="local col3 ref" href="#43intel_dp" title='intel_dp' data-ref="43intel_dp" data-ref-filename="43intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::lane_count" title='intel_dp::lane_count' data-ref="intel_dp::lane_count" data-ref-filename="intel_dp..lane_count">lane_count</a>);</td></tr>
<tr><th id="369">369</th><td>	<b>return</b>;</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td> <dfn class="lbl" id="45failure_handling" data-ref="45failure_handling" data-ref-filename="45failure_handling">failure_handling</dfn>:</td></tr>
<tr><th id="372">372</th><td>	<a class="macro" href="../../../../../include/drm/drm_print.h.html#365" title="drm_dbg(0x04, &quot;[CONNECTOR:%d:%s] Link Training failed at link rate = %d, lane count = %d&quot;, intel_connector-&gt;base.base.id, intel_connector-&gt;base.name, intel_dp-&gt;link_rate, intel_dp-&gt;lane_count)" data-ref="_M/DRM_DEBUG_KMS">DRM_DEBUG_KMS</a>(<q>"[CONNECTOR:%d:%s] Link Training failed at link rate = %d, lane count = %d"</q>,</td></tr>
<tr><th id="373">373</th><td>		      <a class="local col4 ref" href="#44intel_connector" title='intel_connector' data-ref="44intel_connector" data-ref-filename="44intel_connector">intel_connector</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_connector::base" title='intel_connector::base' data-ref="intel_connector::base" data-ref-filename="intel_connector..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_connector.h.html#drm_connector::base" title='drm_connector::base' data-ref="drm_connector::base" data-ref-filename="drm_connector..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_mode_object.h.html#drm_mode_object::id" title='drm_mode_object::id' data-ref="drm_mode_object::id" data-ref-filename="drm_mode_object..id">id</a>,</td></tr>
<tr><th id="374">374</th><td>		      <a class="local col4 ref" href="#44intel_connector" title='intel_connector' data-ref="44intel_connector" data-ref-filename="44intel_connector">intel_connector</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_connector::base" title='intel_connector::base' data-ref="intel_connector::base" data-ref-filename="intel_connector..base">base</a>.<a class="ref field" href="../../../../../include/drm/drm_connector.h.html#drm_connector::name" title='drm_connector::name' data-ref="drm_connector::name" data-ref-filename="drm_connector..name">name</a>,</td></tr>
<tr><th id="375">375</th><td>		      <a class="local col3 ref" href="#43intel_dp" title='intel_dp' data-ref="43intel_dp" data-ref-filename="43intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::link_rate" title='intel_dp::link_rate' data-ref="intel_dp::link_rate" data-ref-filename="intel_dp..link_rate">link_rate</a>, <a class="local col3 ref" href="#43intel_dp" title='intel_dp' data-ref="43intel_dp" data-ref-filename="43intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::lane_count" title='intel_dp::lane_count' data-ref="intel_dp::lane_count" data-ref-filename="intel_dp..lane_count">lane_count</a>);</td></tr>
<tr><th id="376">376</th><td>	<b>if</b> (!<a class="ref fn" href="intel_dp.h.html#intel_dp_get_link_train_fallback_values" title='intel_dp_get_link_train_fallback_values' data-ref="intel_dp_get_link_train_fallback_values" data-ref-filename="intel_dp_get_link_train_fallback_values">intel_dp_get_link_train_fallback_values</a>(<a class="local col3 ref" href="#43intel_dp" title='intel_dp' data-ref="43intel_dp" data-ref-filename="43intel_dp">intel_dp</a>,</td></tr>
<tr><th id="377">377</th><td>						     <a class="local col3 ref" href="#43intel_dp" title='intel_dp' data-ref="43intel_dp" data-ref-filename="43intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::link_rate" title='intel_dp::link_rate' data-ref="intel_dp::link_rate" data-ref-filename="intel_dp..link_rate">link_rate</a>,</td></tr>
<tr><th id="378">378</th><td>						     <a class="local col3 ref" href="#43intel_dp" title='intel_dp' data-ref="43intel_dp" data-ref-filename="43intel_dp">intel_dp</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_dp::lane_count" title='intel_dp::lane_count' data-ref="intel_dp::lane_count" data-ref-filename="intel_dp..lane_count">lane_count</a>))</td></tr>
<tr><th id="379">379</th><td>		<i>/* Schedule a Hotplug Uevent to userspace to start modeset */</i></td></tr>
<tr><th id="380">380</th><td>		<a class="ref fn" href="../../../../../include/linux/workqueue.h.html#schedule_work" title='schedule_work' data-ref="schedule_work" data-ref-filename="schedule_work">schedule_work</a>(&amp;<a class="local col4 ref" href="#44intel_connector" title='intel_connector' data-ref="44intel_connector" data-ref-filename="44intel_connector">intel_connector</a>-&gt;<a class="ref field" href="../intel_drv.h.html#intel_connector::modeset_retry_work" title='intel_connector::modeset_retry_work' data-ref="intel_connector::modeset_retry_work" data-ref-filename="intel_connector..modeset_retry_work">modeset_retry_work</a>);</td></tr>
<tr><th id="381">381</th><td>	<b>return</b>;</td></tr>
<tr><th id="382">382</th><td>}</td></tr>
<tr><th id="383">383</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2020-Jun-10</em> from project linux-5.3.1 revision <em>5.3.1</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
