***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.result = 64'h0000000380000010
==> Correct value is = 64'h0000000000000010

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000051a
==> Correct value is = 64'h000000008000051c

CORE0: signal issue_entry_id_issue.rs2 = 6'h13
==> Correct value is = 6'h19

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h16

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010f9c
==> Correct value is = 129'h0000000000000001800000000000116cc

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000051a
==> Correct value is = 64'h000000008000051e

CORE0: signal issue_entry_id_issue.rs2 = 6'h13
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h000000000000000a

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010f9c
==> Correct value is = 129'h000000000000000180000000000008e52

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000462
==> Correct value is = 67'h000000000800002ce

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000051a
==> Correct value is = 64'h0000000080000520

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.rs2 = 6'h13
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hfffffffffffffdae

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010f9c
==> Correct value is = 129'h0000000000000001800000000000166fa

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000462
==> Correct value is = 67'h200000000800002ce

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000046a
==> Correct value is = 64'h0000000080000520

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hfffffffffffffdae

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000000166fa

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000466
==> Correct value is = 67'h200000000800002ce

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000046c
==> Correct value is = 64'h00000000800002ce

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h5

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h4e

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h000000000000002d
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005a00a26
==> Correct value is = 129'h000000000000000180000000005cfed66

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000466
==> Correct value is = 67'h0000000008000051a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000470
==> Correct value is = 64'h00000000800002d2

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h17

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h17

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h000000000000000180000000000005702

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000466
==> Correct value is = 67'h0000000008000051a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000472
==> Correct value is = 64'h00000000800002d2

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h17

CORE0: signal issue_entry_id_issue.rs2 = 6'h19
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h16
==> Correct value is = 6'h17

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000116cc
==> Correct value is = 129'h000000000000000180000000000005702

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000466
==> Correct value is = 67'h0000000008000051a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000474
==> Correct value is = 64'h00000000800002d2

CORE0: signal issue_entry_id_issue.op = 7'h01
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h17

CORE0: signal issue_entry_id_issue.rs2 = 6'h13
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h17

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000082600f66
==> Correct value is = 129'h000000000000000180000000000005702

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002ce
==> Correct value is = 67'h0000000008000051a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000474
==> Correct value is = 64'h00000000800002d2

CORE0: signal issue_entry_id_issue.op = 7'h01
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h17

CORE0: signal issue_entry_id_issue.rs2 = 6'h13
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h17

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000082600f66
==> Correct value is = 129'h000000000000000180000000000005702

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002ce
==> Correct value is = 67'h0000000008000051a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000474
==> Correct value is = 64'h00000000800002d2

CORE0: signal issue_entry_id_issue.op = 7'h01
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h17

CORE0: signal issue_entry_id_issue.rs2 = 6'h13
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h17

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000082600f66
==> Correct value is = 129'h000000000000000180000000000005702

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002ce
==> Correct value is = 67'h0000000008000051a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000474
==> Correct value is = 64'h00000000800002d4

CORE0: signal issue_entry_id_issue.op = 7'h01
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h13
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000004

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000082600f66
==> Correct value is = 129'h0000000000000001800000000000000a0

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002ce
==> Correct value is = 67'h00000000080000492

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000474
==> Correct value is = 64'h00000000800002d6

CORE0: signal issue_entry_id_issue.op = 7'h01
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h13
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000082600f66
==> Correct value is = 129'h00000000000000018000000000000930a

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002ce
==> Correct value is = 67'h00000000080000492

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h00000000800002d8

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h27

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h00000000000000018000000000001806c

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002ce
==> Correct value is = 67'h00000000080000492

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h00000000800002da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h10

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h000000000000000180000000001cfe8c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002ce
==> Correct value is = 67'h00000000080000492

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h00000000800002de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h00000000000001b4

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000000154aa

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002ce
==> Correct value is = 67'h20000000080000492

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h0000000080000492

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h000000000000000180000000000008f0a

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002ce
==> Correct value is = 67'h00000000080000466

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h0000000080000492

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h000000000000000180000000000008f0a

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002ce
==> Correct value is = 67'h00000000080000466

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h0000000080000492

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h000000000000000180000000000008f0a

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002ce
==> Correct value is = 67'h00000000080000466

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h0000000080000492

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h000000000000000180000000000008f0a

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002ce
==> Correct value is = 67'h00000000080000466

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h0000000080000492

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h000000000000000180000000000008f0a

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002ce
==> Correct value is = 67'h00000000080000466

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h00000000800002e2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h5

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h4a

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h000000000000000180000000005cfaf66

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002ce
==> Correct value is = 67'h00000000080000316

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h00000000800002e6

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000004

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h000000000000000180000000000000c22

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000316

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h00000000800002e6

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000004

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h000000000000000180000000000000c22

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000316

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h00000000800002e6

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000004

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h000000000000000180000000000000c22

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000316

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h00000000800002e6

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000004

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h000000000000000180000000000000c22

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000316

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h00000000800002e6

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000004

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h000000000000000180000000000000c22

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000472
==> Correct value is = 67'h00000000080000316

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000472
==> Correct value is = 64'h00000000800002e8

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.rs2 = 6'h19
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h16
==> Correct value is = 6'h19

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000116cc
==> Correct value is = 129'h000000000000000180000000000331936

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002ce
==> Correct value is = 67'h00000000080000316

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000474
==> Correct value is = 64'h00000000800002ec

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h5

CORE0: signal issue_entry_id_issue.op = 7'h01
==> Correct value is = 7'h4e

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h13
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000082600f66
==> Correct value is = 129'h000000000000000180000000005cfed66

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002ce
==> Correct value is = 67'h00000000080000316

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000478
==> Correct value is = 64'h00000000800002f0

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h27

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'hfffffffffffffffc

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008e52
==> Correct value is = 129'h0000000000000001800000001fdac5c46

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002ce
==> Correct value is = 67'h00000000080000316

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000047a
==> Correct value is = 64'h00000000800002f0

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h27

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffe54
==> Correct value is = 64'hfffffffffffffffc

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000017b22
==> Correct value is = 129'h0000000000000001800000001fdac5c46

CORE0: signal issue_entry_id_issue.bp = 67'h200000000800002ce
==> Correct value is = 67'h00000000080000316

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002ce
==> Correct value is = 64'h00000000800002f4

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h4e
==> Correct value is = 7'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffec

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfed66
==> Correct value is = 129'h0000000000000001800000001fdcfedc6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000462
==> Correct value is = 67'h00000000080000316

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h00000000800002f8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h0f

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h19

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000012

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h00000000000000018000000000319b2c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h00000000080000316

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h00000000800002fc

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h000000000000000180000000000005802

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h00000000080000316

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h00000000800002fe

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h0000000000000001800000000000078fa

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h000000000800002fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h00000000800002fe

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h0000000000000001800000000000078fa

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h000000000800002fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h00000000800002fe

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h0000000000000001800000000000078fa

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h000000000800002fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h00000000800002fe

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h0000000000000001800000000000078fa

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h000000000800002fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h00000000800002fe

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h0000000000000001800000000000078fa

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h000000000800002fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h000000008000030a

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h09

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h000000000000000180000000000532f26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h000000000800002fe

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h000000008000030e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000100

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h000000000000000180000000000000430

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h000000000800002fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h0000000080000310

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h000000000000000180000000000012f74

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h000000000800002fe

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h0000000080000312

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffff00

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h0000000000000001800000001e00f4d06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h000000000800002fe

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h0000000080000316

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h0000000000000001800000001fff31736

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h000000000800002fe

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h000000008000031a

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h09

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h000000000000000180000000000001714

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h0000000008000032a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h000000008000031a

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h09

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h000000000000000180000000000001714

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h0000000008000032a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h000000008000031a

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h09

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h000000000000000180000000000001714

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h0000000008000032a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h000000008000031c

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h000000000000000180000000000013714

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h0000000008000032a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h000000008000031c

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h000000000000000180000000000013714

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h0000000008000032a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h000000008000031e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000009

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h00000000000000018000000000000984a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h0000000008000032a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h0000000080000320

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h000000000000000a

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h000000000000000180000000000014052

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h2000000008000032a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h000000008000032a

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000030

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h000000000000000180000000006000a26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h00000000080000336

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h000000008000032e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h10

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h000000000000000180000000001b8e8c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h10000000080000336

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h0000000080000336

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h000000000000000180000000000010b4c

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h000000000800002ce

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h0000000080000338

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h000000000000000180000000000013a6a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h000000008000033a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h000000000000000180000000000013204

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h000000008000033c

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h000000000000000180000000000130f36

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h0000000080000340

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h0000000000000001800000001fde083c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h0000000080000340

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h0000000000000001800000001fde083c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h0000000080000340

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h0000000000000001800000001fde083c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h0000000080000340

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h0000000000000001800000001fde083c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h0000000080000340

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h0000000000000001800000001fde083c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d2
==> Correct value is = 64'h00000000800001c2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005702
==> Correct value is = 129'h000000000000000180000000008044c06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h0000000008000032a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d4
==> Correct value is = 64'h00000000800001c6

CORE0: signal issue_entry_id_issue.rs1 = 6'h02
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000000a0
==> Correct value is = 129'h000000000000000180000000000040f26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h0000000008000032a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d6
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000930a
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h0000000008000032a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002d8
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h02
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000001806c
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h0000000008000032a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002da
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001cfe8c6
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000492
==> Correct value is = 67'h0000000008000032a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002de
==> Correct value is = 64'h00000000800001cc

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h00000000000001b4
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000154aa
==> Correct value is = 129'h0000000000000001800000000002c0b36

CORE0: signal issue_entry_id_issue.bp = 67'h20000000080000492
==> Correct value is = 67'h0000000008000032a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000492
==> Correct value is = 64'h00000000800001d0

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f0a
==> Correct value is = 129'h0000000000000001800000000014f0046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000051a
==> Correct value is = 67'h000000000800001ea

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000492
==> Correct value is = 64'h00000000800001d4

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h27

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f0a
==> Correct value is = 129'h000000000000000180000000009644046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000051a
==> Correct value is = 67'h000000000800001ea

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000492
==> Correct value is = 64'h00000000800001d8

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h000000000000000a

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f0a
==> Correct value is = 129'h000000000000000180000000000008f52

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000051a
==> Correct value is = 67'h000000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000492
==> Correct value is = 64'h00000000800001da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f0a
==> Correct value is = 129'h000000000000000180000000001ea10c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000051a
==> Correct value is = 67'h100000000800001ea

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000492
==> Correct value is = 64'h00000000800001ea

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000042

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f0a
==> Correct value is = 129'h00000000000000018000000000960a2c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000051a
==> Correct value is = 67'h00000000080000336

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e2
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4a
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfaf66
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000336

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000336

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000336

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000336

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000336

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h00000000800001de

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000008000f26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h000000000800001ea

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h00000000800001e2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h000000000000000c

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000001eb0cc6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h000000000800001ea

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h00000000800001e6

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h0000000008000033c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h00000000800001e8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000010104

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h4000000008000033c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000033c

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000130f36

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000336

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000340

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fde083c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000336

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000344

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hffffffffffffff22

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000016e1a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h20000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000344

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hffffffffffffff22

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000016e1a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h20000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000344

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hffffffffffffff22

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000016e1a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h20000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000344

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hffffffffffffff22

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000016e1a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h20000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000344

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hffffffffffffff22

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000016e1a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h20000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000344

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hffffffffffffff22

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000016e1a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h20000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000322

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h17

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000174d06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h0000000008000033c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000326

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000000033fa

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h0000000008000033c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000328

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h17

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h17

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffffc

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000000037e2

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h0000000008000033c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000032a

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000030

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000006000a26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000336

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000032e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h10

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000001b8e8c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h10000000080000336

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000336

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000010b4c

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000338

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000013a6a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000033a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000013204

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000033c

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000130f36

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000322

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000340

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fde083c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h10000000080000322

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000340

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fde083c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h10000000080000322

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000340

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fde083c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h10000000080000322

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000340

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fde083c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h10000000080000322

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000340

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fde083c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h10000000080000322

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h00000000800001c2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000008044c06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000336

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e8
==> Correct value is = 64'h00000000800001c6

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rd = 6'h19
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000331936
==> Correct value is = 129'h000000000000000180000000000040f26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000336

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002ec
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4e
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfed66
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000336

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000336

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000336

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001cc

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000002c0b36

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000336

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001d0

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000014f0046

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000336

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001d4

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000009644046

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000336

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001d8

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h000000000000000a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000008f52

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000336

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001da

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000001ea10c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h0000000008000033c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001de

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000008000f26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h0000000008000033c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001e2

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h000000000000000c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000001eb0cc6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h0000000008000033c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001e6

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h0000000008000033c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001e8

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000010104

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h4000000008000033c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000033c

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000130f36

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000322

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000340

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000001fde083c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h10000000080000322

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000322

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h17

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000174d06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000326

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000000033fa

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000326

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000000033fa

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000326

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000000033fa

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000326

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000000033fa

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000344

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'hffffffffffffff22

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000016e1a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h20000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000344

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'hffffffffffffff22

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000016e1a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h20000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000344

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'hffffffffffffff22

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000016e1a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h20000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h00000000080000322

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000472
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f4
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffec
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdcfedc6
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f8
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.op = 7'h0f
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h19
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h18
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000012
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000319b2c6
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002fc
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h18
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005802
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002fc
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h18
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005802
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002fc
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h18
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005802
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002fc
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h18
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005802
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e0
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h19
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000113cc
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e2
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h4a
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfaf66
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000025e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000044

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000018262

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000260

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000010b4c

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000262

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h00000000000000018000000000000080a

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000264

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000013204

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h1000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h00000000800001c2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000008044c06

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h00000000800001c6

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000040f26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e8
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h19
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000331936
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002ec
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4e
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfed66
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001cc

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000002c0b36

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001d0

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000014f0046

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001d4

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000009644046

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001d8

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h000000000000000a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000008f52

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001da

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000001ea10c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001de

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000008000f26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001e2

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h000000000000000c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000001eb0cc6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001e2

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h000000000000000c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000001eb0cc6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001e2

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h000000000000000c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000001eb0cc6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001e2

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h000000000000000c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000001eb0cc6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001e2

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h000000000000000c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000001eb0cc6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001ea

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h0f

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000042

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h00000000000000018000000000960a2c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001f2

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'hfffffffffffff85a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h00000000000000018000000010b4f0f26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001f2

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'hfffffffffffff85a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h00000000000000018000000010b4f0f26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001f6

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000003ffc000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000007ff8a6e

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001fa

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h00000000000000018000000000000c730

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h00000000800001fc

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h000000000000030b

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000616a0a26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000200

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000040d26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000204

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000008c02

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000206

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h09

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h000000000000000e

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000000a74

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000208

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h000000000000000a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000009052

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffec
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdcfedc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0f
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h19
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h18
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000012
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000319b2c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002fc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005802
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002fc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005802
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002fc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005802
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002fc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005802
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h19
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000113cc
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4a
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfaf66
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002fe
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h19
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000331936
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002ec
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4e
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfed66
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffec
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdcfedc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h100000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h19
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000113cc
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4a
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfaf66
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h19
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000331936
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002ec
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4e
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfed66
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h0000000008000022c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000000d8f06

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h0000000008000022c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h0000000008000022c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h000000000000000180000000001ea0046

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000001ffed8f06

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h1000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h1000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h1000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f4
==> Correct value is = 64'h000000008000022c

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h27

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffec
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdcfedc6
==> Correct value is = 129'h000000000000000180000000008044046

CORE0: signal issue_entry_id_issue.bp = 67'h100000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e0
==> Correct value is = 64'h0000000080000230

CORE0: signal issue_entry_id_issue.rs2 = 6'h19
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000113cc
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e2
==> Correct value is = 64'h0000000080000230

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4a
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfaf66
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000230

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000230

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h1000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h1000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h1000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h19
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000331936
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002ec
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4e
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfed66
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffec
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdcfedc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h100000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h19
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000113cc
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4a
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfaf66
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h19
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000331936
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002ec
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4e
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfed66
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffec
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdcfedc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h100000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h19
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000113cc
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4a
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfaf66
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h19
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000331936
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002ec
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4e
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfed66
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffec
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdcfedc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h100000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h19
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000113cc
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4a
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfaf66
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h19
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000331936
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002ec
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4e
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfed66
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffec
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdcfedc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h100000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h19
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000113cc
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4a
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfaf66
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000004
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000c22
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h19
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000331936
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002ec
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4e
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfed66
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdac5c46
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffec
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fdcfedc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h100000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h19
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000113cc
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4a
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfaf66
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4a
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfaf66
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4a
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfaf66
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h5
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h4a
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000005cfaf66
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002f8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0f
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h19
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h18
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000012
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000319b2c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002fc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000005802
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002fe
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000078fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002fe
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000078fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002fe
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000078fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002fe
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000078fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800002fe
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000078fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000030a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000532f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000030e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h02
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0e
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000100
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000430
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000310
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f74
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000312
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffff00
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001e00f4d06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000316
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fff31736
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000002
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000001714
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031c
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h02
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013714
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031c
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h02
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013714
==> Correct value is = 129'h0000000000000001800000000000d8f06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000031e
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h18
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000009
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000984a
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000320
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000014052
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.bp = 67'h2000000008000032a
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032a
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000030
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000006000a26
==> Correct value is = 129'h000000000000000180000000001ea0046

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000001ffed8f06

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000336
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800002e0
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033a
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000032a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800001ea
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800001ea
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800001ea
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h100000000800001ea
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ea
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0f
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000042
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000960a2c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ee
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000001000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_pc = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000002f2e
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ee
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000001000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_pc = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000002f2e
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ee
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000001000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_pc = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000002f2e
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ee
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000001000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_pc = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000002f2e
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ee
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000001000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_pc = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000002f2e
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800001ea
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h000000000800001ea
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h4000000008000033c
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000344
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffff22
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000016e1a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h20000000080000266
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000344
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffff22
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000016e1a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h20000000080000266
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000344
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffff22
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000016e1a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h20000000080000266
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000344
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffff22
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000016e1a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h20000000080000266
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000344
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffff22
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000016e1a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h20000000080000266
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000344
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffff22
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000016e1a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h20000000080000266
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000322
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000174d06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000326
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000033fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000328
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000037e2
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000030
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000006000a26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000336
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h4000000008000033c
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000322
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000174d06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000326
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000033fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000328
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000037e2
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000030
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000006000a26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000000d8f06

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h000000000000000180000000001ea0046

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000001ffed8f06

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000336
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033a
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000000d8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h000000000000000180000000001ea0046

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000001ffed8f06

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h4000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000322
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000174d06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000326
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000033fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000328
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000037e2
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000030
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000006000a26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000336
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000332
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000057
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000ae00a26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000336
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h4000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000322
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000174d06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000326
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000033fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000328
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000037e2
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000030
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000006000a26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000336
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h4000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000322
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000174d06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000326
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000033fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000328
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000037e2
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000030
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000006000a26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000336
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000332
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000057
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000ae00a26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000336
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h4000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000322
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000174d06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000326
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000033fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000328
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000037e2
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000030
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000006000a26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000336
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h4000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000322
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000174d06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000326
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000033fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000328
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000037e2
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000030
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000006000a26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000336
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000000d8f06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h000000000000000180000000001ea0046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000001ffed8f06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h4000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000322
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000174d06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000326
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000033fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000328
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000037e2
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000030
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000006000a26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000336
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h4000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000322
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000174d06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000326
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000033fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000328
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffffc
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000037e2
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000030
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000006000a26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000032e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h10
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h18
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000008
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001b8e8c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000336
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000338
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0d
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013a6a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h4000000008000033c
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000033c
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000130f36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000340
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fde083c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h10000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000322
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h17
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000174d06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000326
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000033fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000326
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000033fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000326
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000033fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000326
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h13
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffff
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000033fa
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000336
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000344
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffff22
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000016e1a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h20000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000344
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffff22
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000016e1a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h20000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000344
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffff22
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000016e1a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h20000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000000d8f06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h000000000000000180000000001ea0046

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000001ffed8f06

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000000d8f06

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h000000000000000180000000001ea0046

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000001ffed8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000000d8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h000000000000000180000000001ea0046

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000001ffed8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h1000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000000d8f06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h000000000000000180000000001ea0046

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000001ffed8f06

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000000d8f06

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h000000000000000180000000001ea0046

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000001ffed8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000000d8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h000000000000000180000000001ea0046

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000001ffed8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h1000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000025e
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000044
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000018262
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000260
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h09
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010b4c
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000262
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000080a
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000264
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h12
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000013204
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000266
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h08
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000088a06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000026a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h12
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h14
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffffff4
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fe8a35c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h25
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044c06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001c6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ca
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0c
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_imm = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000012f64
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001cc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h02
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000001
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000002c0b36
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d0
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2c
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs2 = 6'h0a
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000014f0046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d4
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000009644046
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001d8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008f52
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001da
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000010
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001ea10c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001de
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008000f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h11
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0b
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000c
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000001eb0cc6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001e8
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h13
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h01
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000010104
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h40000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001ee
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000001000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.use_pc = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000002f2e
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001f2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffff85a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000010b4f0f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001f2
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.result = 64'hfffffffffffff85a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000010b4f0f26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001f6
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000003ffc000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000007ff8a6e
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001fa
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h23
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rd = 6'h0e
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h00000000000000018000000000000c730
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h00000000800001fc
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000030b
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000616a0a26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000200
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0d
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000040d26
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000204
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008c02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000206
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h09
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000e
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000000a74
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000208
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h10
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h000000000000000a
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000009052
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0e
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000e8f06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000022c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000022c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000022c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000022c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000022c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000022c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000022c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000022c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000022c
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000022c
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h2
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h27
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h04
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000040
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000008044046
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000230
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000230
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000230
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000230
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.op = 7'h00
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0a
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h000000000000000180000000000008a02
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b1
==> Correct value is = 1'b0

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000228
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fd6c83c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000020a
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000228
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fd6c83c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000020a
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000228
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fd6c83c6
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000020a
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020a
==> Correct value is = 64'h000000008000020e

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h06

CORE0: signal issue_entry_id_issue.rs1 = 6'h0e
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000000
==> Correct value is = 64'h0000000000000020

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000e8f06
==> Correct value is = 129'h0000000000000001800000000040fef26

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000d8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ea0046

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ffed8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000d8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ea0046

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ffed8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000d8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ea0046

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ffed8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000d8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ea0046

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ffed8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000266
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000025e
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h00000000080000322
==> Correct value is = 67'h0000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000022c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h27

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000008044046

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000230

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000232

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010104

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h40000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000001

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000025e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000044

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000018262

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000260

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010b4c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000262

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000080a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000262

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000080a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000262

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000080a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000262

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000080a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000158

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000c1ec

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a4

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000150

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000c8ac

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a6

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000148

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000c96c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002aa

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000138

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000f3e4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002ac

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000130

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000f4a4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002ae

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h15

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000128

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000f564

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002b0

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h16

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000120

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000f624

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002b2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h17

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000118

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d7e4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002b4

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000110

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d8a4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002b6

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h19

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000108

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d964

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002b8

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000160

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000c26a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002ba

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010104

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h40000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006cc

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000018

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000c1c4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006ce

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006d0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000060

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000c24a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006d2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010104

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h40000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000001

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009a8

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000a2e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009ac

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h00000000000001f0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000003e0a0a26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009ac

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h00000000000001f0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000003e0a0a26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009b0

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffcf2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000019e7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800006a2

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006a2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffa0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000e23a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006a4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h06

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000028

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000005020626

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000028

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001e85c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006aa

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000030

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001f064

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006ac

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001f86c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006ae

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010c54

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006b0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h06

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010d34

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006b2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000a2e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006b6

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb10

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001620a0a26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006b6

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb10

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001620a0a26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006ba

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008b02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006bc

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000018

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001d80c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006be

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001c174

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006c0

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000048

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001c97c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006c2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000050

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001d184

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006c4

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h11

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000058

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001d98c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006c6

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h06

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001c834

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006c8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb6c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000016dbfe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000234

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffea0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000e21a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000236

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000150

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001d544

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000238

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000148

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001cd4c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000023a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001c594

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000023c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000130

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001f4a4

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000023e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h15

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000128

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001ecac

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000240

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h16

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000120

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001e4b4

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000242

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000158

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001dd0c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000244

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000138

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001fc9c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000246

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h17

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000118

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001dcbc

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000248

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000110

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001d4c4

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000024a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h19

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000108

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001cccc

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000024c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000011254

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000024e

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001095c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000250

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010864

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000252

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h16

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001166c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000254

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000025

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000004a01426

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000258

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h15

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffff9a8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000135031526

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000025c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000014052

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000025e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000044

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000018262

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h000000000800006a2

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000260

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010b4c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h000000000800006a2

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000262

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000080a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000264

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000013204

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001c2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000008044c06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001c6

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000040f26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001cc

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000002c0b36

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d0

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000014f0046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h000000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d4

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h27

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000009644046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h000000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d8

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008f52

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h000000000800001ea

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ea10c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h100000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ea

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0f

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000042

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000960a2c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001f2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffff85a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000010b4f0f26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001f2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffff85a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000010b4f0f26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001f6

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000003ffc000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000007ff8a6e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001fa

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000c730

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001fc

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000030b

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000616a0a26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000200

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000040d26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000204

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008c02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000206

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h09

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000e

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000a74

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000208

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000009052

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000234

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h0000000080000228
==> Correct value is = 64'h000000008000022c

CORE0: signal issue_entry_id_issue.fu = 4'h4
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h0d
==> Correct value is = 7'h27

CORE0: signal issue_entry_id_issue.rs1 = 6'h0c
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rs2 = 6'h0b
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'hffffffffffffffe2
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000001fd6c83c6
==> Correct value is = 129'h000000000000000180000000008044046

CORE0: signal issue_entry_id_issue.bp = 67'h1000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020a
==> Correct value is = 64'h0000000080000230

CORE0: signal issue_entry_id_issue.fu = 4'h1
==> Correct value is = 4'h3

CORE0: signal issue_entry_id_issue.op = 7'h2d
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0e
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000000e8f06
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000232

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010104

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h40000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000025e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000044

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000018262

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000260

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010b4c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000262

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000080a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000264

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000013204

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001c2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000008044c06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001c6

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000040f26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001cc

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000002c0b36

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h000000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d0

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000014f0046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h000000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d4

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h27

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000009644046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h000000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d8

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008f52

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h000000000800001ea

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ea10c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h100000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ea

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0f

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000042

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000960a2c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001de

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000008000f26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h000000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001eb0cc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h000000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e6

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010104

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h40000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010104

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h40000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000025e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000044

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000018262

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000260

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010b4c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000262

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000080a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000264

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000013204

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001c2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000008044c06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001c6

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000040f26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001cc

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000002c0b36

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d0

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000014f0046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h000000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d4

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h27

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000009644046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h000000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d8

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008f52

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h000000000800001ea

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ea10c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h100000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ea

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0f

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000042

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000960a2c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001de

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000008000f26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h000000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001eb0cc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h000000000800001ea

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e6

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010104

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h40000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010104

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h40000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000025e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000044

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000018262

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000260

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010b4c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000262

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000080a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000264

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000013204

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001c2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000008044c06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001c6

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000040f26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001cc

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000002c0b36

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d0

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000014f0046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d4

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h27

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000009644046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d8

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008f52

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ea10c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001de

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000008000f26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001eb0cc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e6

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010104

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h40000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000025e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000044

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000018262

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000260

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010b4c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000262

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000080a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000264

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000013204

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001c2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000008044c06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001c6

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000040f26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001cc

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000002c0b36

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d0

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000014f0046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d4

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h27

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000009644046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d8

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008f52

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ea10c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001de

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000008000f26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001eb0cc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e6

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010104

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h40000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000025e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000044

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000018262

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000260

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010b4c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000262

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000080a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000264

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000013204

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001c2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000008044c06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001c6

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000040f26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001cc

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000002c0b36

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d0

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000014f0046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d4

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h27

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000009644046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d8

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008f52

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ea10c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001de

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000008000f26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001eb0cc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e6

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010104

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h40000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000025e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000044

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000018262

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000260

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010b4c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000262

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000080a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000264

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000013204

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001c2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000008044c06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001c6

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000040f26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ca

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000012f64

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001cc

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000002c0b36

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d0

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000014f0046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d4

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h27

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000009644046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001d8

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008f52

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ea10c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001de

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000008000f26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001eb0cc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001eb0cc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001eb0cc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001eb0cc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001e2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000c

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001eb0cc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ea

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0f

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000042

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000960a2c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001ee

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000001000

CORE0: signal issue_entry_id_issue.use_pc = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000002f2e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001f2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffff85a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000010b4f0f26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001f2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffff85a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000010b4f0f26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001f6

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000003ffc000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000007ff8a6e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001fa

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000c730

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800001fc

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000030b

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000616a0a26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000200

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000040d26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000204

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008c02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000206

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h09

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000e

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000a74

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000208

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000a

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000009052

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000d8f06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ea0046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ffed8f06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000022c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h27

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000008044046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000230

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000230

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000230

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000230

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000d8f06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ea0046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ffed8f06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000022c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h27

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000008044046

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000230

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000230

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000230

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000230

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000022c

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000d8f06

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ea0046

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ffed8f06

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000d8f06

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ea0046

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ffed8f06

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000d8f06

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ea0046

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ffed8f06

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000212

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001bfca

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000214

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000d8f06

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000218

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000d0a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021a

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000004c0a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000021c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2c

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ea0046

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000220

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0d

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffff

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ffed8f06

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000224

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h10

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000020f08c6

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000228

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h0d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0c

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fd6c83c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000020a

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000020a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000000000e8f06

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000022c

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h27

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h04

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000040

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000008044046

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000230

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000232

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010104

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h40000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000001

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000025e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000044

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000018262

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000260

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010b4c

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000262

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000080a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000262

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000080a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000262

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000080a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000262

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000080a

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000158

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000c1ec

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a4

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000150

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000c8ac

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a6

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000148

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000c96c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002a8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000140

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d22c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002aa

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000138

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000f3e4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002ac

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000130

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000f4a4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002ae

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h15

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000128

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000f564

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002b0

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h16

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000120

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000f624

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002b2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h17

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000118

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d7e4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002b4

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h18

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000110

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d8a4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002b6

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h19

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000108

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d964

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002b8

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000160

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000c26a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800002ba

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010104

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h40000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000266

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h2d

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000088a06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000026a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff4

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fe8a35c6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h1000000008000025e

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006cc

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000018

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000c1c4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000266

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006ce

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006d0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000060

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000c24a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800006d2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010104

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h40000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000001

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009b4

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000028

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000e144

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009b6

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000e804

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009b8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000018

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000c9c4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009ba

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d284

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009ba

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d284

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009ba

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d284

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009ba

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d284

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009ba

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d284

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009ba

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d284

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009ba

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d284

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009ba

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000010

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d284

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009bc

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000d344

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009be

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008a02

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009c0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000030

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000000c28a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800009c2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h13

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010104

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h40000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000001

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000000000002

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h0

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.valid = 1'b0
==> Correct value is = 1'b1

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000000005

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h0000000008000025e

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000073e

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h09

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffc0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f809e926

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000742

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000011454

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000744

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb04

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160830e26

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000748

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008f0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000074a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h33

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001ee405e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000074e

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000080b36

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000000000000

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000752

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008638

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000074e

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000080b36

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000752

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008638

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000752

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008638

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000754

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0b

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdeb3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000758

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h02

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h12

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000120e36

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000075c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb00

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000160030826

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000760

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008038

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000760

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008038

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000762

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdee3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000762

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdee3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000760

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h25

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008038

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000762

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdee3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000762

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdee3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000762

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdee3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000762

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdee3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000762

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffffe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fdee3fc6

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h10000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000766

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h03

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffb08

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000161031326

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076a

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000136e06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000076e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000038

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001de0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000770

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h1

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h23

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h13

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001136e06

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000774

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000e

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001ce32

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000774

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000e

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001ce32

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000774

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h12

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0e

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h000000000000000e

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001ce32

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000776

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000001

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000008f0a

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000778

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h33

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h08

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h0f

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000001e8405e

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077c

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h14

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.use_imm = 1'b1
==> Correct value is = 1'b0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000010aa4

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h000000000800005ee

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h000000008000077e

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffe70

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001ce3fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005ee

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005ee

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000002282

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005ee

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000002282

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f0

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001c80c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000760

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005f2

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffe2

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001fc7fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h200000000800005d4

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005d4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hfffffffffffffff0

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000002282

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005d6

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h2

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h24

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h02

CORE0: signal issue_entry_id_issue.rs2 = 6'h00
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000008

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h00000000000000018000000000001c80c

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005d8

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h11

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h0a

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000006

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000018232

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h00000000080000752

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005da

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffbe

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f7ffe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000598

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h00000000800005de

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h01

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'hffffffffffffffb8

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h0000000000000001800000001f73fe1de

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000596

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000014002

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000596

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000014002

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000596

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000014002

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000596

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000014002

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

***********FAULT_DETECTED***********
ft_id_mon: Data mismatch in the InstrDecode stage of CORE0...

CORE0: signal issue_entry_id_issue.pc = 64'h000000008000020e
==> Correct value is = 64'h0000000080000596

CORE0: signal issue_entry_id_issue.fu = 4'h3
==> Correct value is = 4'h4

CORE0: signal issue_entry_id_issue.op = 7'h06
==> Correct value is = 7'h00

CORE0: signal issue_entry_id_issue.rs1 = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.rd = 6'h0f
==> Correct value is = 6'h00

CORE0: signal issue_entry_id_issue.result = 64'h0000000000000020
==> Correct value is = 64'h0000000000000000

CORE0: signal issue_entry_id_issue.ex = 129'h0000000000000001800000000040fef26
==> Correct value is = 129'h000000000000000180000000000014002

CORE0: signal issue_entry_id_issue.bp = 67'h0000000008000020a
==> Correct value is = 67'h20000000080000596

CORE0: signal issue_entry_id_issue.is_compressed = 1'b0
==> Correct value is = 1'b1

==> Fault Tolerant Logic is enabled so continue the simulation...

