// Seed: 1440847958
module module_0 (
    output uwire id_0,
    input wor id_1,
    output wire id_2,
    output supply1 id_3
);
  assign id_2 = id_1 < {id_1{1}};
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output tri0 id_2,
    input wand id_3,
    output wire id_4,
    input wor id_5,
    output logic id_6,
    output tri0 id_7,
    input uwire id_8,
    output tri id_9
    , id_21,
    output wor id_10,
    input supply1 id_11,
    input tri id_12,
    input supply1 id_13,
    output supply0 id_14,
    input wor id_15,
    input wire id_16,
    input supply1 id_17,
    output tri1 id_18,
    input uwire id_19
);
  always id_6 <= 1'h0;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_7,
      id_9
  );
endmodule
