
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version T-2022.03-SP3 for linux64 - Jul 12, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# EECS627
# 8-bit fixed-point multiplier
# TCL script for Design Compiler
# Load common variables, artisan standard cells
source -verbose "../common.syn.tcl"
/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/
/usr/caen/synopsys-synth-2022.03-SP3
. /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/ /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn
* typical.db dw_foundation.sldb
typical.db
Loading db file '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db'
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb'
1
1
# Set top level name
set top_level "MULT_single"
MULT_single
# Read verilog files
read_file -f sverilog [list "../../../sys_defs.svh" "../../verilog/MULT_single.v"]
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading sverilog files: '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/sys_defs.svh' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/sys_defs.svh
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v:24: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v:25: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v:28: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v:29: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v:24: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v:25: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v:28: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine MULT_single line 22 in file
		'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      out1_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.db:MULT_single'
Loaded 1 design.
Current design is 'MULT_single'.
MULT_single
list_designs
MULT_single (*)
1
current_design $top_level
Current design is 'MULT_single'.
{MULT_single}
# Clock period
set clk_period 0.9
0.9
set clk_uncertainty 0.1
0.1
set clk_transition 0.1
0.1
#Create real clock if clock port is found
if {[sizeof_collection [get_ports clk]] > 0} {
  set clk_name "clk"
  set clk_port "clk"
  #If no waveform is specified, 50% duty cycle is assumed
  create_clock -name $clk_name -period $clk_period [get_ports $clk_port] 
  set_drive 0 [get_clocks $clk_name] 
}
1
#If not real clock then create virtual clock
if {[sizeof_collection [get_ports clk]] == 0} {
  set clk_name "vclk"
  create_clock -name $clk_name -period $clk_period 
}
set_clock_uncertainty $clk_uncertainty [get_clocks $clk_name]
1
#Propagated clock used for gated clocks only
#set_propagated_clock [get_clocks $clk_name]
set_clock_transition $clk_transition [get_clocks $clk_name]
1
set_operating_conditions "typical" -library "typical" 
Using operating conditions 'typical' found in library 'typical'.
1
set_wire_load_model -name "ibm13_wl10" -library "typical" 
1
set_wire_load_mode "segmented" 
1
set typical_input_delay 0.100
0.100
set typical_output_delay 0.100
0.100
set typical_wire_load 0.010 
0.010
# Link the design
link

  Linking design 'MULT_single'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  MULT_single                 /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/verilog/MULT_single.db
  typical (library)           /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db
  dw_foundation.sldb (library) /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb

1
# Set maximum fanout of gates
set_max_fanout 16 $top_level 
1
# Configure the clock network
set_fix_hold [all_clocks] 
1
set_dont_touch_network $clk_port 
1
# Set delays: Input, Output
set_driving_cell -lib_cell INVX2TR [all_inputs]
Warning: Design rule attributes from the driving cell will be set on the port 'clk'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'reset'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'B[0]'. (UID-401)
1
set_input_delay $typical_input_delay [all_inputs] -clock $clk_name 
1
remove_input_delay -clock $clk_name [find port $clk_port]
1
set_output_delay $typical_output_delay [all_outputs] -clock $clk_name 
1
# Set loading of outputs 
set_load $typical_wire_load [all_outputs] 
1
# Verify the design
check_design
1
# Uniquify repeated modules
uniquify
1
#ungroup
#compile_ultra
set_optimize_registers -sync_transform multiclass -async_transform multiclass
1
# Synthesize the design
#compile -map_effort high
compile_ultra -retime
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.3 |     *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.3 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra -retime                                                             |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 22                                     |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 16                                     |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 2                                      |
| Number of Dont Touch Nets                               | 1                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)
  Simplifying Design 'MULT_single'

Loaded alib file './alib-52/typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MULT_single'
 Implement Synthetic for 'MULT_single'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TR' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Checking pipeline property of design MULT_single. (RTDC-137)
Information: design MULT_single is not a pipeline. (RTDC-139)
  Mapping Optimization (Phase 1)
Information: Checkpoint guidance is generated in the .svf file. (INFO-122)
  Retiming MULT_single (top)
  Preferred flip-flop is DFFRHQX8TR with setup = 0.07


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.64
  Critical path length = 0.64
  Clock correction = 0.31 (clock-to-Q delay = 0.14, setup = 0.07, uncertainty = 0.10)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:05    6660.0      0.00       0.0       0.0                           346969.6562      0.00  
    0:00:05    6645.6      0.03       0.0       0.0                           346087.5000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:05    6645.6      0.03       0.0       0.0                           346087.5000      0.00  
    0:00:05    6645.6      0.03       0.0       0.0                           346087.5000      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
Information: Added key list 'DesignWare' to design 'MULT_single'. (DDB-72)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:06    4628.2      0.17       2.7       0.0                           206657.9062      0.00  
    0:00:06    5050.1      0.00       0.0       0.0                           231779.1719      0.00  
    0:00:06    5050.1      0.00       0.0       0.0                           231779.1719      0.00  
    0:00:06    5044.3      0.00       0.0       0.0                           231391.7812      0.00  
    0:00:06    4975.2      0.07       0.3       0.0                           227825.9375      0.00  
    0:00:07    4975.2      0.07       0.3       0.0                           227825.9375      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:07    4924.8      0.06       0.2       0.0                           225318.6875      0.00  
    0:00:07    4946.4      0.00       0.0       0.0                           226591.8906      0.00  
    0:00:07    4946.4      0.00       0.0       0.0                           226591.8906      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:07    4924.8      0.00       0.0       0.0                           224803.8750      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:08    4822.6      0.00       0.0       0.0                           218138.8906      0.00  
    0:00:08    4822.6      0.00       0.0       0.0                           218138.8906      0.00  
    0:00:08    4822.6      0.00       0.0       0.0                           218138.8906      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09    4813.9      0.00       0.0       0.0                           217256.7969      0.00  
    0:00:09    4803.8      0.00       0.0       0.0                           216916.5781      0.00  
    0:00:09    4803.8      0.00       0.0       0.0                           216916.5781      0.00  
    0:00:09    4803.8      0.00       0.0       0.0                           216916.5781      0.00  
    0:00:09    4801.0      0.00       0.0       0.0                           216737.9688      0.00  
    0:00:09    4762.1      0.00       0.0       0.0                           213926.7812      0.00  
    0:00:09    4762.1      0.00       0.0       0.0                           213926.7812      0.00  
    0:00:09    4762.1      0.00       0.0       0.0                           213926.7812      0.00  
    0:00:09    4762.1      0.00       0.0       0.0                           213926.7812      0.00  
    0:00:10    4762.1      0.00       0.0       0.0                           213926.7812      0.00  
    0:00:10    4762.1      0.00       0.0       0.0                           213926.7812      0.00  
    0:00:10    4678.6      0.00       0.0       0.0                           208234.1875      0.00  
Loading db file '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -retime -incremental
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Comand Line  | compile_ultra -retime -incremental                                                |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 234                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 50                                     |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 1                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TR' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:02    4678.6      0.00       0.0       0.0                           208234.1875      0.00  
    0:00:02    4678.6      0.00       0.0       0.0                           208234.1875      0.00  

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:03    4678.6      0.00       0.0       0.0                           208234.1875      0.00  

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:03    4678.6      0.00       0.0       0.0                           208234.1875      0.00  
    0:00:03    4678.6      0.00       0.0       0.0                           208234.1875      0.00  
    0:00:03    4678.6      0.00       0.0       0.0                           208234.1875      0.00  
    0:00:03    4678.6      0.00       0.0       0.0                           208234.1875      0.00  
    0:00:03    4678.6      0.00       0.0       0.0                           208234.1875      0.00  
    0:00:03    4678.6      0.00       0.0       0.0                           208234.1875      0.00  
    0:00:03    4678.6      0.00       0.0       0.0                           208234.1875      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:00:03    4678.6      0.00       0.0       0.0                           208234.1875      0.00  
    0:00:03    4678.6      0.00       0.0       0.0                           208234.1875      0.00  
    0:00:03    4678.6      0.00       0.0       0.0                           208234.1875      0.00  
    0:00:03    4678.6      0.00       0.0       0.0                           208234.1875      0.00  
    0:00:03    4678.6      0.00       0.0       0.0                           208234.1875      0.00  
    0:00:04    4668.5      0.02       0.0       0.0                           207713.3281      0.00  
    0:00:04    4668.5      0.02       0.0       0.0                           207713.3281      0.00  
    0:00:04    4659.8      0.01       0.0       0.0                           207335.9844      0.00  
    0:00:04    4659.8      0.01       0.0       0.0                           207335.9844      0.00  
    0:00:04    4701.6      0.00       0.0       0.0                           209636.0625      0.00  
    0:00:04    4701.6      0.00       0.0       0.0                           209636.0625      0.00  
    0:00:05    4698.7      0.00       0.0       0.0                           209232.0781      0.00  
    0:00:05    4698.7      0.00       0.0       0.0                           209232.0781      0.00  
    0:00:05    4698.7      0.00       0.0       0.0                           209232.0781      0.00  
    0:00:05    4698.7      0.00       0.0       0.0                           209232.0781      0.00  
    0:00:05    4698.7      0.00       0.0       0.0                           209232.0781      0.00  
    0:00:05    4698.7      0.00       0.0       0.0                           209232.0781      0.00  
    0:00:05    4688.6      0.00       0.0       0.0                           208927.8125      0.00  
    0:00:05    4688.6      0.00       0.0       0.0                           208927.8125      0.00  
    0:00:05    4688.6      0.00       0.0       0.0                           208927.8125      0.00  
    0:00:05    4688.6      0.00       0.0       0.0                           208927.8125      0.00  
    0:00:05    4688.6      0.00       0.0       0.0                           208927.8125      0.00  
    0:00:05    4688.6      0.00       0.0       0.0                           208927.8125      0.00  
    0:00:05    4688.6      0.00       0.0       0.0                           208927.8125      0.00  
    0:00:05    4688.6      0.00       0.0       0.0                           208927.8125      0.00  
    0:00:05    4688.6      0.00       0.0       0.0                           208927.8125      0.00  
    0:00:05    4688.6      0.00       0.0       0.0                           208927.8125      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:05   29282.1      0.00       0.0       0.0                           208927.8125      0.00  
    0:00:05   29282.1      0.00       0.0       0.0                           208927.8125      0.00  
    0:00:06   29185.0      0.00       0.0       0.0                           205256.4219      0.00  
    0:00:06   29185.0      0.00       0.0       0.0                           205256.4219      0.00  
    0:00:06   29185.0      0.00       0.0       0.0                           205256.4219      0.00  
    0:00:06   29185.0      0.00       0.0       0.0                           205256.4219      0.00  
Loading db file '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
# Rename modules, signals according to the naming rules Used for tool exchange
source -verbose "../naming_rules.syn.tcl"
1

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
MULT_single     cell    mult_x_1/clk_r_REG6_S2  mult_x_1_clk_r_REG6_S2
MULT_single     cell    mult_x_1/clk_r_REG36_S1 mult_x_1_clk_r_REG36_S1
MULT_single     cell    mult_x_1/clk_r_REG46_S1 mult_x_1_clk_r_REG46_S1
MULT_single     cell    mult_x_1/clk_r_REG9_S2  mult_x_1_clk_r_REG9_S2
MULT_single     cell    mult_x_1/clk_r_REG10_S2 mult_x_1_clk_r_REG10_S2
MULT_single     cell    mult_x_1/clk_r_REG7_S2  mult_x_1_clk_r_REG7_S2
MULT_single     cell    mult_x_1/clk_r_REG37_S1 mult_x_1_clk_r_REG37_S1
MULT_single     cell    mult_x_1/clk_r_REG25_S1 mult_x_1_clk_r_REG25_S1
MULT_single     cell    mult_x_1/clk_r_REG44_S1 mult_x_1_clk_r_REG44_S1
MULT_single     cell    mult_x_1/clk_r_REG48_S1 mult_x_1_clk_r_REG48_S1
MULT_single     cell    mult_x_1/clk_r_REG47_S1 mult_x_1_clk_r_REG47_S1
MULT_single     cell    mult_x_1/clk_r_REG13_S1 mult_x_1_clk_r_REG13_S1
MULT_single     cell    mult_x_1/clk_r_REG15_S1 mult_x_1_clk_r_REG15_S1
MULT_single     cell    mult_x_1/clk_r_REG16_S1 mult_x_1_clk_r_REG16_S1
MULT_single     cell    mult_x_1/clk_r_REG28_S1 mult_x_1_clk_r_REG28_S1
MULT_single     cell    mult_x_1/clk_r_REG27_S1 mult_x_1_clk_r_REG27_S1
MULT_single     cell    mult_x_1/clk_r_REG24_S1 mult_x_1_clk_r_REG24_S1
MULT_single     cell    mult_x_1/clk_r_REG39_S1 mult_x_1_clk_r_REG39_S1
MULT_single     cell    mult_x_1/clk_r_REG5_S2  mult_x_1_clk_r_REG5_S2
MULT_single     cell    mult_x_1/clk_r_REG31_S1 mult_x_1_clk_r_REG31_S1
MULT_single     cell    mult_x_1/clk_r_REG45_S1 mult_x_1_clk_r_REG45_S1
MULT_single     cell    mult_x_1/clk_r_REG34_S1 mult_x_1_clk_r_REG34_S1
MULT_single     cell    mult_x_1/clk_r_REG4_S1  mult_x_1_clk_r_REG4_S1
MULT_single     cell    mult_x_1/clk_r_REG26_S1 mult_x_1_clk_r_REG26_S1
MULT_single     cell    mult_x_1/clk_r_REG23_S1 mult_x_1_clk_r_REG23_S1
MULT_single     cell    mult_x_1/clk_r_REG33_S1 mult_x_1_clk_r_REG33_S1
MULT_single     cell    mult_x_1/clk_r_REG38_S1 mult_x_1_clk_r_REG38_S1
MULT_single     cell    mult_x_1/clk_r_REG11_S2 mult_x_1_clk_r_REG11_S2
MULT_single     cell    mult_x_1/clk_r_REG32_S1 mult_x_1_clk_r_REG32_S1
MULT_single     cell    mult_x_1/clk_r_REG12_S1 mult_x_1_clk_r_REG12_S1
MULT_single     cell    mult_x_1/clk_r_REG20_S1 mult_x_1_clk_r_REG20_S1
MULT_single     cell    mult_x_1/clk_r_REG29_S1 mult_x_1_clk_r_REG29_S1
MULT_single     cell    mult_x_1/R_1_clk_r_REG8_S2 mult_x_1_R_1_clk_r_REG8_S2
MULT_single     cell    mult_x_1/R_0_clk_r_REG8_S2 mult_x_1_R_0_clk_r_REG8_S2
MULT_single     cell    mult_x_1/clk_r_REG19_S2 mult_x_1_clk_r_REG19_S2
MULT_single     cell    mult_x_1/clk_r_REG35_S1 mult_x_1_clk_r_REG35_S1
MULT_single     cell    mult_x_1/clk_r_REG42_S1 mult_x_1_clk_r_REG42_S1
MULT_single     cell    mult_x_1/clk_r_REG41_S1 mult_x_1_clk_r_REG41_S1
MULT_single     cell    mult_x_1/clk_r_REG17_S2 mult_x_1_clk_r_REG17_S2
MULT_single     cell    mult_x_1/clk_r_REG14_S1 mult_x_1_clk_r_REG14_S1
MULT_single     cell    mult_x_1/clk_r_REG30_S2 mult_x_1_clk_r_REG30_S2
MULT_single     cell    mult_x_1/clk_r_REG22_S2 mult_x_1_clk_r_REG22_S2
MULT_single     cell    mult_x_1/clk_r_REG21_S2 mult_x_1_clk_r_REG21_S2
MULT_single     cell    mult_x_1/clk_r_REG18_S2 mult_x_1_clk_r_REG18_S2
MULT_single     cell    mult_x_1/clk_r_REG43_S1 mult_x_1_clk_r_REG43_S1
MULT_single     cell    mult_x_1/clk_r_REG40_S1 mult_x_1_clk_r_REG40_S1
MULT_single     net     out1[1]                 out1_1_
MULT_single     net     mult_x_1/n123           mult_x_1_n123
MULT_single     net     mult_x_1/n122           mult_x_1_n122
MULT_single     net     mult_x_1/n121           mult_x_1_n121
MULT_single     net     mult_x_1/n120           mult_x_1_n120
MULT_single     net     mult_x_1/n119           mult_x_1_n119
MULT_single     net     mult_x_1/n118           mult_x_1_n118
MULT_single     net     mult_x_1/n116           mult_x_1_n116
MULT_single     net     mult_x_1/n115           mult_x_1_n115
MULT_single     net     mult_x_1/n114           mult_x_1_n114
MULT_single     net     mult_x_1/n113           mult_x_1_n113
MULT_single     net     mult_x_1/n112           mult_x_1_n112
MULT_single     net     mult_x_1/n111           mult_x_1_n111
MULT_single     net     mult_x_1/n110           mult_x_1_n110
MULT_single     net     mult_x_1/n109           mult_x_1_n109
MULT_single     net     mult_x_1/n108           mult_x_1_n108
MULT_single     net     mult_x_1/n107           mult_x_1_n107
MULT_single     net     mult_x_1/n106           mult_x_1_n106
MULT_single     net     mult_x_1/n104           mult_x_1_n104
MULT_single     net     mult_x_1/n103           mult_x_1_n103
MULT_single     net     mult_x_1/n102           mult_x_1_n102
MULT_single     net     mult_x_1/n101           mult_x_1_n101
MULT_single     net     mult_x_1/n100           mult_x_1_n100
MULT_single     net     mult_x_1/n99            mult_x_1_n99
MULT_single     net     mult_x_1/n98            mult_x_1_n98
MULT_single     net     mult_x_1/n96            mult_x_1_n96
MULT_single     net     mult_x_1/n95            mult_x_1_n95
MULT_single     net     mult_x_1/n94            mult_x_1_n94
MULT_single     net     mult_x_1/n70            mult_x_1_n70
MULT_single     net     mult_x_1/n68            mult_x_1_n68
MULT_single     net     mult_x_1/n65            mult_x_1_n65
MULT_single     net     mult_x_1/n49            mult_x_1_n49
MULT_single     net     mult_x_1/n39            mult_x_1_n39
MULT_single     net     mult_x_1/n37            mult_x_1_n37
MULT_single     net     mult_x_1/n36            mult_x_1_n36
MULT_single     net     mult_x_1/n32            mult_x_1_n32
MULT_single     net     mult_x_1/n31            mult_x_1_n31
MULT_single     net     mult_x_1/n30            mult_x_1_n30
MULT_single     net     mult_x_1/n29            mult_x_1_n29
MULT_single     net     mult_x_1/n27            mult_x_1_n27
MULT_single     net     mult_x_1/n26            mult_x_1_n26
MULT_single     net     mult_x_1/n6             mult_x_1_n6
MULT_single     net     mult_x_1/n2             mult_x_1_n2
MULT_single     net     mult_x_1/n48            mult_x_1_n48
MULT_single     net     mult_x_1/n51            mult_x_1_n51
1
1
# Generate structural verilog netlist
write -hierarchy -format verilog -output "${top_level}.syn.v"
Writing verilog file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/syn/MULT_single/MULT_single.syn.v'.
1
# Generate Standard Delay Format (SDF) file
write_sdf -context verilog "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/syn/MULT_single/MULT_single.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.syn.rpt"
MULT_single.syn.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
# Exit dc_shell
quit

Memory usage for this session 198 Mbytes.
Memory usage for this session including child processes 198 Mbytes.
CPU usage for this session 13 seconds ( 0.00 hours ).
Elapsed time for this session 28 seconds ( 0.01 hours ).

Thank you...
