|fyp_max10_tse_top
clk_50_max10 => clk_50_max10.IN1
user_pb[0] => ~NO_FANOUT~
user_pb[1] => ~NO_FANOUT~
user_pb[2] => _.IN1
user_pb[3] => _.IN1
fpga_resetn => fpga_resetn.IN1
eneta_rx_d[0] => eneta_rx_d[0].IN1
eneta_rx_d[1] => eneta_rx_d[1].IN1
eneta_rx_d[2] => eneta_rx_d[2].IN1
eneta_rx_d[3] => eneta_rx_d[3].IN1
eneta_rx_dv => eneta_rx_dv.IN1
eneta_rx_clk => eneta_rx_clk.IN1
eneta_tx_d[0] <= fyp_max10_tse_sys:fyp_max10_tse_sys1.eth_tse_0_mac_rgmii_connection_rgmii_out
eneta_tx_d[1] <= fyp_max10_tse_sys:fyp_max10_tse_sys1.eth_tse_0_mac_rgmii_connection_rgmii_out
eneta_tx_d[2] <= fyp_max10_tse_sys:fyp_max10_tse_sys1.eth_tse_0_mac_rgmii_connection_rgmii_out
eneta_tx_d[3] <= fyp_max10_tse_sys:fyp_max10_tse_sys1.eth_tse_0_mac_rgmii_connection_rgmii_out
eneta_tx_en <= fyp_max10_tse_sys:fyp_max10_tse_sys1.eth_tse_0_mac_rgmii_connection_tx_control
eneta_gtx_clk <= fyp_eth_pll:fyp_eth_pll1.c1
eneta_resetn <= fpga_resetn.DB_MAX_OUTPUT_PORT_TYPE
user_led[0] <= <GND>
user_led[1] <= <VCC>
user_led[2] <= indicator_led[2].DB_MAX_OUTPUT_PORT_TYPE
user_led[3] <= indicator_led[3].DB_MAX_OUTPUT_PORT_TYPE
user_led[4] <= <VCC>
enet_mdc <= fyp_max10_tse_sys:fyp_max10_tse_sys1.eth_tse_0_mac_mdio_connection_mdc
enet_mdio <> fyp_max10_tse_sys:fyp_max10_tse_sys1.eth_tse_0_mac_mdio_connection_mdio_in
enet_mdio <> enet_mdio


|fyp_max10_tse_top|fyp_eth_pll:fyp_eth_pll1
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|fyp_max10_tse_top|fyp_eth_pll:fyp_eth_pll1|altpll:altpll_component
inclk[0] => fyp_eth_pll_altpll:auto_generated.inclk[0]
inclk[1] => fyp_eth_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => fyp_eth_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|fyp_max10_tse_top|fyp_eth_pll:fyp_eth_pll1|altpll:altpll_component|fyp_eth_pll_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1
clk_sys_125_clk => clk_sys_125_clk.IN5
eth_tse_0_mac_mdio_connection_mdc <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.mdc
eth_tse_0_mac_mdio_connection_mdio_in => eth_tse_0_mac_mdio_connection_mdio_in.IN1
eth_tse_0_mac_mdio_connection_mdio_out <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.mdio_out
eth_tse_0_mac_mdio_connection_mdio_oen <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.mdio_oen
eth_tse_0_mac_misc_connection_xon_gen => eth_tse_0_mac_misc_connection_xon_gen.IN1
eth_tse_0_mac_misc_connection_xoff_gen => eth_tse_0_mac_misc_connection_xoff_gen.IN1
eth_tse_0_mac_misc_connection_magic_wakeup <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.magic_wakeup
eth_tse_0_mac_misc_connection_magic_sleep_n => eth_tse_0_mac_misc_connection_magic_sleep_n.IN1
eth_tse_0_mac_misc_connection_ff_tx_crc_fwd => eth_tse_0_mac_misc_connection_ff_tx_crc_fwd.IN1
eth_tse_0_mac_misc_connection_ff_tx_septy <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_tx_septy
eth_tse_0_mac_misc_connection_tx_ff_uflow <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.tx_ff_uflow
eth_tse_0_mac_misc_connection_ff_tx_a_full <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_tx_a_full
eth_tse_0_mac_misc_connection_ff_tx_a_empty <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_tx_a_empty
eth_tse_0_mac_misc_connection_rx_err_stat[0] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_err_stat[1] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_err_stat[2] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_err_stat[3] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_err_stat[4] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_err_stat[5] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_err_stat[6] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_err_stat[7] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_err_stat[8] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_err_stat[9] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_err_stat[10] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_err_stat[11] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_err_stat[12] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_err_stat[13] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_err_stat[14] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_err_stat[15] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_err_stat[16] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_err_stat[17] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err_stat
eth_tse_0_mac_misc_connection_rx_frm_type[0] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_frm_type
eth_tse_0_mac_misc_connection_rx_frm_type[1] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_frm_type
eth_tse_0_mac_misc_connection_rx_frm_type[2] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_frm_type
eth_tse_0_mac_misc_connection_rx_frm_type[3] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_frm_type
eth_tse_0_mac_misc_connection_ff_rx_dsav <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_dsav
eth_tse_0_mac_misc_connection_ff_rx_a_full <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_a_full
eth_tse_0_mac_misc_connection_ff_rx_a_empty <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_a_empty
eth_tse_0_mac_rgmii_connection_rgmii_in[0] => eth_tse_0_mac_rgmii_connection_rgmii_in[0].IN1
eth_tse_0_mac_rgmii_connection_rgmii_in[1] => eth_tse_0_mac_rgmii_connection_rgmii_in[1].IN1
eth_tse_0_mac_rgmii_connection_rgmii_in[2] => eth_tse_0_mac_rgmii_connection_rgmii_in[2].IN1
eth_tse_0_mac_rgmii_connection_rgmii_in[3] => eth_tse_0_mac_rgmii_connection_rgmii_in[3].IN1
eth_tse_0_mac_rgmii_connection_rgmii_out[0] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rgmii_out
eth_tse_0_mac_rgmii_connection_rgmii_out[1] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rgmii_out
eth_tse_0_mac_rgmii_connection_rgmii_out[2] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rgmii_out
eth_tse_0_mac_rgmii_connection_rgmii_out[3] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rgmii_out
eth_tse_0_mac_rgmii_connection_rx_control => eth_tse_0_mac_rgmii_connection_rx_control.IN1
eth_tse_0_mac_rgmii_connection_tx_control <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.tx_control
eth_tse_0_mac_status_connection_set_10 => eth_tse_0_mac_status_connection_set_10.IN1
eth_tse_0_mac_status_connection_set_1000 => eth_tse_0_mac_status_connection_set_1000.IN1
eth_tse_0_mac_status_connection_eth_mode <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.eth_mode
eth_tse_0_mac_status_connection_ena_10 <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ena_10
eth_tse_0_pcs_mac_rx_clock_connection_clk => eth_tse_0_pcs_mac_rx_clock_connection_clk.IN1
eth_tse_0_pcs_mac_tx_clock_connection_clk => eth_tse_0_pcs_mac_tx_clock_connection_clk.IN1
eth_tse_0_receive_data[0] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[1] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[2] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[3] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[4] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[5] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[6] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[7] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[8] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[9] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[10] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[11] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[12] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[13] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[14] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[15] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[16] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[17] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[18] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[19] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[20] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[21] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[22] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[23] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[24] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[25] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[26] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[27] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[28] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[29] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[30] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_data[31] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_data
eth_tse_0_receive_endofpacket <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_eop
eth_tse_0_receive_error[0] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err
eth_tse_0_receive_error[1] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err
eth_tse_0_receive_error[2] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err
eth_tse_0_receive_error[3] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err
eth_tse_0_receive_error[4] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err
eth_tse_0_receive_error[5] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.rx_err
eth_tse_0_receive_empty[0] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_mod
eth_tse_0_receive_empty[1] <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_mod
eth_tse_0_receive_ready => eth_tse_0_receive_ready.IN1
eth_tse_0_receive_startofpacket <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_sop
eth_tse_0_receive_valid <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_rx_dval
eth_tse_0_receive_clock_connection_clk => eth_tse_0_receive_clock_connection_clk.IN1
eth_tse_0_transmit_data[0] => eth_tse_0_transmit_data[0].IN1
eth_tse_0_transmit_data[1] => eth_tse_0_transmit_data[1].IN1
eth_tse_0_transmit_data[2] => eth_tse_0_transmit_data[2].IN1
eth_tse_0_transmit_data[3] => eth_tse_0_transmit_data[3].IN1
eth_tse_0_transmit_data[4] => eth_tse_0_transmit_data[4].IN1
eth_tse_0_transmit_data[5] => eth_tse_0_transmit_data[5].IN1
eth_tse_0_transmit_data[6] => eth_tse_0_transmit_data[6].IN1
eth_tse_0_transmit_data[7] => eth_tse_0_transmit_data[7].IN1
eth_tse_0_transmit_data[8] => eth_tse_0_transmit_data[8].IN1
eth_tse_0_transmit_data[9] => eth_tse_0_transmit_data[9].IN1
eth_tse_0_transmit_data[10] => eth_tse_0_transmit_data[10].IN1
eth_tse_0_transmit_data[11] => eth_tse_0_transmit_data[11].IN1
eth_tse_0_transmit_data[12] => eth_tse_0_transmit_data[12].IN1
eth_tse_0_transmit_data[13] => eth_tse_0_transmit_data[13].IN1
eth_tse_0_transmit_data[14] => eth_tse_0_transmit_data[14].IN1
eth_tse_0_transmit_data[15] => eth_tse_0_transmit_data[15].IN1
eth_tse_0_transmit_data[16] => eth_tse_0_transmit_data[16].IN1
eth_tse_0_transmit_data[17] => eth_tse_0_transmit_data[17].IN1
eth_tse_0_transmit_data[18] => eth_tse_0_transmit_data[18].IN1
eth_tse_0_transmit_data[19] => eth_tse_0_transmit_data[19].IN1
eth_tse_0_transmit_data[20] => eth_tse_0_transmit_data[20].IN1
eth_tse_0_transmit_data[21] => eth_tse_0_transmit_data[21].IN1
eth_tse_0_transmit_data[22] => eth_tse_0_transmit_data[22].IN1
eth_tse_0_transmit_data[23] => eth_tse_0_transmit_data[23].IN1
eth_tse_0_transmit_data[24] => eth_tse_0_transmit_data[24].IN1
eth_tse_0_transmit_data[25] => eth_tse_0_transmit_data[25].IN1
eth_tse_0_transmit_data[26] => eth_tse_0_transmit_data[26].IN1
eth_tse_0_transmit_data[27] => eth_tse_0_transmit_data[27].IN1
eth_tse_0_transmit_data[28] => eth_tse_0_transmit_data[28].IN1
eth_tse_0_transmit_data[29] => eth_tse_0_transmit_data[29].IN1
eth_tse_0_transmit_data[30] => eth_tse_0_transmit_data[30].IN1
eth_tse_0_transmit_data[31] => eth_tse_0_transmit_data[31].IN1
eth_tse_0_transmit_endofpacket => eth_tse_0_transmit_endofpacket.IN1
eth_tse_0_transmit_error => eth_tse_0_transmit_error.IN1
eth_tse_0_transmit_empty[0] => eth_tse_0_transmit_empty[0].IN1
eth_tse_0_transmit_empty[1] => eth_tse_0_transmit_empty[1].IN1
eth_tse_0_transmit_ready <= fyp_max10_tse_sys_eth_tse_0:eth_tse_0.ff_tx_rdy
eth_tse_0_transmit_startofpacket => eth_tse_0_transmit_startofpacket.IN1
eth_tse_0_transmit_valid => eth_tse_0_transmit_valid.IN1
eth_tse_0_transmit_clock_connection_clk => eth_tse_0_transmit_clock_connection_clk.IN1
reset_sys_125_reset_n => _.IN1
reset_sys_125_reset_n => _.IN1


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0
clk => clk.IN1
reset => reset.IN1
reg_addr[0] => reg_addr[0].IN1
reg_addr[1] => reg_addr[1].IN1
reg_addr[2] => reg_addr[2].IN1
reg_addr[3] => reg_addr[3].IN1
reg_addr[4] => reg_addr[4].IN1
reg_addr[5] => reg_addr[5].IN1
reg_addr[6] => reg_addr[6].IN1
reg_addr[7] => reg_addr[7].IN1
reg_data_out[0] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[1] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[2] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[3] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[4] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[5] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[6] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[7] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[8] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[9] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[10] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[11] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[12] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[13] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[14] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[15] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[16] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[17] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[18] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[19] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[20] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[21] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[22] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[23] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[24] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[25] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[26] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[27] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[28] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[29] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[30] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_data_out[31] <= altera_eth_tse_mac:i_tse_mac.reg_data_out
reg_rd => reg_rd.IN1
reg_data_in[0] => reg_data_in[0].IN1
reg_data_in[1] => reg_data_in[1].IN1
reg_data_in[2] => reg_data_in[2].IN1
reg_data_in[3] => reg_data_in[3].IN1
reg_data_in[4] => reg_data_in[4].IN1
reg_data_in[5] => reg_data_in[5].IN1
reg_data_in[6] => reg_data_in[6].IN1
reg_data_in[7] => reg_data_in[7].IN1
reg_data_in[8] => reg_data_in[8].IN1
reg_data_in[9] => reg_data_in[9].IN1
reg_data_in[10] => reg_data_in[10].IN1
reg_data_in[11] => reg_data_in[11].IN1
reg_data_in[12] => reg_data_in[12].IN1
reg_data_in[13] => reg_data_in[13].IN1
reg_data_in[14] => reg_data_in[14].IN1
reg_data_in[15] => reg_data_in[15].IN1
reg_data_in[16] => reg_data_in[16].IN1
reg_data_in[17] => reg_data_in[17].IN1
reg_data_in[18] => reg_data_in[18].IN1
reg_data_in[19] => reg_data_in[19].IN1
reg_data_in[20] => reg_data_in[20].IN1
reg_data_in[21] => reg_data_in[21].IN1
reg_data_in[22] => reg_data_in[22].IN1
reg_data_in[23] => reg_data_in[23].IN1
reg_data_in[24] => reg_data_in[24].IN1
reg_data_in[25] => reg_data_in[25].IN1
reg_data_in[26] => reg_data_in[26].IN1
reg_data_in[27] => reg_data_in[27].IN1
reg_data_in[28] => reg_data_in[28].IN1
reg_data_in[29] => reg_data_in[29].IN1
reg_data_in[30] => reg_data_in[30].IN1
reg_data_in[31] => reg_data_in[31].IN1
reg_wr => reg_wr.IN1
reg_busy <= altera_eth_tse_mac:i_tse_mac.reg_busy
tx_clk => tx_clk.IN1
rx_clk => rx_clk.IN1
set_10 => set_10.IN1
set_1000 => set_1000.IN1
eth_mode <= altera_eth_tse_mac:i_tse_mac.eth_mode
ena_10 <= altera_eth_tse_mac:i_tse_mac.ena_10
rgmii_in[0] => rgmii_in[0].IN1
rgmii_in[1] => rgmii_in[1].IN1
rgmii_in[2] => rgmii_in[2].IN1
rgmii_in[3] => rgmii_in[3].IN1
rgmii_out[0] <= altera_eth_tse_mac:i_tse_mac.rgmii_out
rgmii_out[1] <= altera_eth_tse_mac:i_tse_mac.rgmii_out
rgmii_out[2] <= altera_eth_tse_mac:i_tse_mac.rgmii_out
rgmii_out[3] <= altera_eth_tse_mac:i_tse_mac.rgmii_out
rx_control => rx_control.IN1
tx_control <= altera_eth_tse_mac:i_tse_mac.tx_control
ff_rx_clk => ff_rx_clk.IN1
ff_tx_clk => ff_tx_clk.IN1
ff_rx_data[0] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[1] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[2] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[3] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[4] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[5] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[6] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[7] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[8] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[9] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[10] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[11] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[12] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[13] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[14] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[15] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[16] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[17] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[18] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[19] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[20] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[21] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[22] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[23] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[24] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[25] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[26] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[27] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[28] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[29] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[30] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_data[31] <= altera_eth_tse_mac:i_tse_mac.ff_rx_data
ff_rx_eop <= altera_eth_tse_mac:i_tse_mac.ff_rx_eop
rx_err[0] <= altera_eth_tse_mac:i_tse_mac.rx_err
rx_err[1] <= altera_eth_tse_mac:i_tse_mac.rx_err
rx_err[2] <= altera_eth_tse_mac:i_tse_mac.rx_err
rx_err[3] <= altera_eth_tse_mac:i_tse_mac.rx_err
rx_err[4] <= altera_eth_tse_mac:i_tse_mac.rx_err
rx_err[5] <= altera_eth_tse_mac:i_tse_mac.rx_err
ff_rx_mod[0] <= altera_eth_tse_mac:i_tse_mac.ff_rx_mod
ff_rx_mod[1] <= altera_eth_tse_mac:i_tse_mac.ff_rx_mod
ff_rx_rdy => ff_rx_rdy.IN1
ff_rx_sop <= altera_eth_tse_mac:i_tse_mac.ff_rx_sop
ff_rx_dval <= altera_eth_tse_mac:i_tse_mac.ff_rx_dval
ff_tx_data[0] => ff_tx_data[0].IN1
ff_tx_data[1] => ff_tx_data[1].IN1
ff_tx_data[2] => ff_tx_data[2].IN1
ff_tx_data[3] => ff_tx_data[3].IN1
ff_tx_data[4] => ff_tx_data[4].IN1
ff_tx_data[5] => ff_tx_data[5].IN1
ff_tx_data[6] => ff_tx_data[6].IN1
ff_tx_data[7] => ff_tx_data[7].IN1
ff_tx_data[8] => ff_tx_data[8].IN1
ff_tx_data[9] => ff_tx_data[9].IN1
ff_tx_data[10] => ff_tx_data[10].IN1
ff_tx_data[11] => ff_tx_data[11].IN1
ff_tx_data[12] => ff_tx_data[12].IN1
ff_tx_data[13] => ff_tx_data[13].IN1
ff_tx_data[14] => ff_tx_data[14].IN1
ff_tx_data[15] => ff_tx_data[15].IN1
ff_tx_data[16] => ff_tx_data[16].IN1
ff_tx_data[17] => ff_tx_data[17].IN1
ff_tx_data[18] => ff_tx_data[18].IN1
ff_tx_data[19] => ff_tx_data[19].IN1
ff_tx_data[20] => ff_tx_data[20].IN1
ff_tx_data[21] => ff_tx_data[21].IN1
ff_tx_data[22] => ff_tx_data[22].IN1
ff_tx_data[23] => ff_tx_data[23].IN1
ff_tx_data[24] => ff_tx_data[24].IN1
ff_tx_data[25] => ff_tx_data[25].IN1
ff_tx_data[26] => ff_tx_data[26].IN1
ff_tx_data[27] => ff_tx_data[27].IN1
ff_tx_data[28] => ff_tx_data[28].IN1
ff_tx_data[29] => ff_tx_data[29].IN1
ff_tx_data[30] => ff_tx_data[30].IN1
ff_tx_data[31] => ff_tx_data[31].IN1
ff_tx_eop => ff_tx_eop.IN1
ff_tx_err => ff_tx_err.IN1
ff_tx_mod[0] => ff_tx_mod[0].IN1
ff_tx_mod[1] => ff_tx_mod[1].IN1
ff_tx_rdy <= altera_eth_tse_mac:i_tse_mac.ff_tx_rdy
ff_tx_sop => ff_tx_sop.IN1
ff_tx_wren => ff_tx_wren.IN1
mdc <= altera_eth_tse_mac:i_tse_mac.mdc
mdio_in => mdio_in.IN1
mdio_out <= altera_eth_tse_mac:i_tse_mac.mdio_out
mdio_oen <= altera_eth_tse_mac:i_tse_mac.mdio_oen
xon_gen => xon_gen.IN1
xoff_gen => xoff_gen.IN1
magic_wakeup <= altera_eth_tse_mac:i_tse_mac.magic_wakeup
magic_sleep_n => magic_sleep_n.IN1
ff_tx_crc_fwd => ff_tx_crc_fwd.IN1
ff_tx_septy <= altera_eth_tse_mac:i_tse_mac.ff_tx_septy
tx_ff_uflow <= altera_eth_tse_mac:i_tse_mac.tx_ff_uflow
ff_tx_a_full <= altera_eth_tse_mac:i_tse_mac.ff_tx_a_full
ff_tx_a_empty <= altera_eth_tse_mac:i_tse_mac.ff_tx_a_empty
rx_err_stat[0] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[1] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[2] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[3] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[4] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[5] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[6] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[7] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[8] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[9] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[10] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[11] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[12] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[13] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[14] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[15] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[16] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_err_stat[17] <= altera_eth_tse_mac:i_tse_mac.rx_err_stat
rx_frm_type[0] <= altera_eth_tse_mac:i_tse_mac.rx_frm_type
rx_frm_type[1] <= altera_eth_tse_mac:i_tse_mac.rx_frm_type
rx_frm_type[2] <= altera_eth_tse_mac:i_tse_mac.rx_frm_type
rx_frm_type[3] <= altera_eth_tse_mac:i_tse_mac.rx_frm_type
ff_rx_dsav <= altera_eth_tse_mac:i_tse_mac.ff_rx_dsav
ff_rx_a_full <= altera_eth_tse_mac:i_tse_mac.ff_rx_a_full
ff_rx_a_empty <= altera_eth_tse_mac:i_tse_mac.ff_rx_a_empty


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac
reset => reset.IN5
rx_clk => rx_clk.IN4
tx_clk => tx_clk.IN8
rx_clkena => rx_clkena.IN1
tx_clkena => tx_clkena.IN1
gm_rx_d[0] => ~NO_FANOUT~
gm_rx_d[1] => ~NO_FANOUT~
gm_rx_d[2] => ~NO_FANOUT~
gm_rx_d[3] => ~NO_FANOUT~
gm_rx_d[4] => ~NO_FANOUT~
gm_rx_d[5] => ~NO_FANOUT~
gm_rx_d[6] => ~NO_FANOUT~
gm_rx_d[7] => ~NO_FANOUT~
gm_rx_dv => ~NO_FANOUT~
gm_rx_err => ~NO_FANOUT~
gm_tx_d[0] <= <GND>
gm_tx_d[1] <= <GND>
gm_tx_d[2] <= <GND>
gm_tx_d[3] <= <GND>
gm_tx_d[4] <= <GND>
gm_tx_d[5] <= <GND>
gm_tx_d[6] <= <GND>
gm_tx_d[7] <= <GND>
gm_tx_en <= <GND>
gm_tx_err <= <GND>
m_rx_crs => ~NO_FANOUT~
m_rx_col => ~NO_FANOUT~
m_rx_d[0] => ~NO_FANOUT~
m_rx_d[1] => ~NO_FANOUT~
m_rx_d[2] => ~NO_FANOUT~
m_rx_d[3] => ~NO_FANOUT~
m_rx_en => ~NO_FANOUT~
m_rx_err => ~NO_FANOUT~
m_tx_d[0] <= <GND>
m_tx_d[1] <= <GND>
m_tx_d[2] <= <GND>
m_tx_d[3] <= <GND>
m_tx_en <= <GND>
m_tx_err <= <GND>
rx_control => rx_control.IN1
rgmii_in[0] => rgmii_in[0].IN1
rgmii_in[1] => rgmii_in[1].IN1
rgmii_in[2] => rgmii_in[2].IN1
rgmii_in[3] => rgmii_in[3].IN1
tx_control <= altera_tse_nf_rgmii_module:U_RGMII.tx_control
rgmii_out[0] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out
rgmii_out[1] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out
rgmii_out[2] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out
rgmii_out[3] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out
eth_mode <= eth_mode.DB_MAX_OUTPUT_PORT_TYPE
ena_10 <= altera_tse_mac_control:U_MAC_CONTROL.ena_10
set_10 => set_10.IN1
set_1000 => set_1000.IN1
ff_rx_clk => ff_rx_clk.IN2
ff_rx_data[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[4] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[5] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[6] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[7] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[8] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[9] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[10] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[11] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[12] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[13] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[14] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[15] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[16] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[17] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[18] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[19] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[20] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[21] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[22] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[23] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[24] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[25] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[26] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[27] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[28] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[29] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[30] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_data[31] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_data
ff_rx_mod[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_mod
ff_rx_mod[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_mod
ff_rx_sop <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_sop
ff_rx_eop <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_eop
rx_err[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err
rx_err[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err[4] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err[5] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[4] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[5] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[6] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[7] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[8] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[9] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[10] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[11] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[12] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[13] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[14] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[15] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[16] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_err_stat[17] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_err_stat
rx_frm_type[0] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_ucast
rx_frm_type[1] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_mcast
rx_frm_type[2] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_bcast
rx_frm_type[3] <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_vlan
ff_rx_rdy => ff_rx_rdy_int.IN1
ff_rx_dval <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_dval
ff_rx_dsav <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_rx_dsav
ff_rx_a_full <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.rx_a_full
ff_rx_a_empty <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.rx_a_empty
ff_tx_clk => ff_tx_clk.IN2
ff_tx_data[0] => ff_tx_data[0].IN1
ff_tx_data[1] => ff_tx_data[1].IN1
ff_tx_data[2] => ff_tx_data[2].IN1
ff_tx_data[3] => ff_tx_data[3].IN1
ff_tx_data[4] => ff_tx_data[4].IN1
ff_tx_data[5] => ff_tx_data[5].IN1
ff_tx_data[6] => ff_tx_data[6].IN1
ff_tx_data[7] => ff_tx_data[7].IN1
ff_tx_data[8] => ff_tx_data[8].IN1
ff_tx_data[9] => ff_tx_data[9].IN1
ff_tx_data[10] => ff_tx_data[10].IN1
ff_tx_data[11] => ff_tx_data[11].IN1
ff_tx_data[12] => ff_tx_data[12].IN1
ff_tx_data[13] => ff_tx_data[13].IN1
ff_tx_data[14] => ff_tx_data[14].IN1
ff_tx_data[15] => ff_tx_data[15].IN1
ff_tx_data[16] => ff_tx_data[16].IN1
ff_tx_data[17] => ff_tx_data[17].IN1
ff_tx_data[18] => ff_tx_data[18].IN1
ff_tx_data[19] => ff_tx_data[19].IN1
ff_tx_data[20] => ff_tx_data[20].IN1
ff_tx_data[21] => ff_tx_data[21].IN1
ff_tx_data[22] => ff_tx_data[22].IN1
ff_tx_data[23] => ff_tx_data[23].IN1
ff_tx_data[24] => ff_tx_data[24].IN1
ff_tx_data[25] => ff_tx_data[25].IN1
ff_tx_data[26] => ff_tx_data[26].IN1
ff_tx_data[27] => ff_tx_data[27].IN1
ff_tx_data[28] => ff_tx_data[28].IN1
ff_tx_data[29] => ff_tx_data[29].IN1
ff_tx_data[30] => ff_tx_data[30].IN1
ff_tx_data[31] => ff_tx_data[31].IN1
ff_tx_mod[0] => ff_tx_mod_int[0].IN1
ff_tx_mod[1] => ff_tx_mod_int[1].IN1
ff_tx_sop => ff_tx_sop.IN1
ff_tx_eop => ff_tx_eop.IN1
ff_tx_err => ff_tx_err.IN1
ff_tx_wren => ff_tx_wren.IN1
ff_tx_crc_fwd => ff_tx_crc_fwd.IN1
ff_tx_rdy <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_tx_rdy
ff_tx_septy <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.ff_tx_septy
tx_ff_uflow <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.tx_ff_uflow
ff_tx_a_full <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.tx_a_full
ff_tx_a_empty <= altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP.tx_a_empty
xoff_gen => xoff_gen_int.IN1
xon_gen => xon_gen_int.IN1
mdc <= altera_tse_top_mdio:U_MDIO.mdc
mdio_in => mdio_in.IN1
mdio_out <= altera_tse_top_mdio:U_MDIO.mdio_out
mdio_oen <= altera_tse_top_mdio:U_MDIO.mdio_oen
clk => reg_clk.IN4
reg_rd => reg_rd.IN1
reg_wr => reg_wr.IN1
reg_addr[0] => reg_addr[0].IN1
reg_addr[1] => reg_addr[1].IN1
reg_addr[2] => reg_addr[2].IN1
reg_addr[3] => reg_addr[3].IN1
reg_addr[4] => reg_addr[4].IN1
reg_addr[5] => reg_addr[5].IN1
reg_addr[6] => reg_addr[6].IN1
reg_addr[7] => reg_addr[7].IN1
reg_data_in[0] => reg_data_in[0].IN1
reg_data_in[1] => reg_data_in[1].IN1
reg_data_in[2] => reg_data_in[2].IN1
reg_data_in[3] => reg_data_in[3].IN1
reg_data_in[4] => reg_data_in[4].IN1
reg_data_in[5] => reg_data_in[5].IN1
reg_data_in[6] => reg_data_in[6].IN1
reg_data_in[7] => reg_data_in[7].IN1
reg_data_in[8] => reg_data_in[8].IN1
reg_data_in[9] => reg_data_in[9].IN1
reg_data_in[10] => reg_data_in[10].IN1
reg_data_in[11] => reg_data_in[11].IN1
reg_data_in[12] => reg_data_in[12].IN1
reg_data_in[13] => reg_data_in[13].IN1
reg_data_in[14] => reg_data_in[14].IN1
reg_data_in[15] => reg_data_in[15].IN1
reg_data_in[16] => reg_data_in[16].IN1
reg_data_in[17] => reg_data_in[17].IN1
reg_data_in[18] => reg_data_in[18].IN1
reg_data_in[19] => reg_data_in[19].IN1
reg_data_in[20] => reg_data_in[20].IN1
reg_data_in[21] => reg_data_in[21].IN1
reg_data_in[22] => reg_data_in[22].IN1
reg_data_in[23] => reg_data_in[23].IN1
reg_data_in[24] => reg_data_in[24].IN1
reg_data_in[25] => reg_data_in[25].IN1
reg_data_in[26] => reg_data_in[26].IN1
reg_data_in[27] => reg_data_in[27].IN1
reg_data_in[28] => reg_data_in[28].IN1
reg_data_in[29] => reg_data_in[29].IN1
reg_data_in[30] => reg_data_in[30].IN1
reg_data_in[31] => reg_data_in[31].IN1
reg_data_out[0] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[1] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[2] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[3] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[4] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[5] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[6] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[7] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[8] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[9] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[10] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[11] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[12] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[13] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[14] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[15] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[16] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[17] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[18] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[19] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[20] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[21] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[22] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[23] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[24] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[25] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[26] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[27] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[28] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[29] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[30] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_data_out[31] <= altera_tse_mac_control:U_MAC_CONTROL.data_out
reg_busy <= altera_tse_mac_control:U_MAC_CONTROL.busy
mac_eccstatus[0] <= <GND>
mac_eccstatus[1] <= <GND>
magic_sleep_n => magic_sleep_n.IN1
magic_wakeup <= altera_tse_mac_control:U_MAC_CONTROL.reg_wakeup
rgmii_out4_din[0] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_din
rgmii_out4_din[1] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_din
rgmii_out4_din[2] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_din
rgmii_out4_din[3] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_din
rgmii_out4_din[4] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_din
rgmii_out4_din[5] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_din
rgmii_out4_din[6] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_din
rgmii_out4_din[7] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_din
rgmii_out4_pad[0] => rgmii_out4_pad[0].IN1
rgmii_out4_pad[1] => rgmii_out4_pad[1].IN1
rgmii_out4_pad[2] => rgmii_out4_pad[2].IN1
rgmii_out4_pad[3] => rgmii_out4_pad[3].IN1
rgmii_out4_ck <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out4_ck
rgmii_out4_aclr <= reset_tx_clk.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out1_din[0] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out1_din
rgmii_out1_din[1] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out1_din
rgmii_out1_pad => rgmii_out1_pad.IN1
rgmii_out1_ck <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_out1_ck
rgmii_out1_aclr <= reset_tx_clk.DB_MAX_OUTPUT_PORT_TYPE
rgmii_in4_dout[0] => rgmii_in4_dout[0].IN1
rgmii_in4_dout[1] => rgmii_in4_dout[1].IN1
rgmii_in4_dout[2] => rgmii_in4_dout[2].IN1
rgmii_in4_dout[3] => rgmii_in4_dout[3].IN1
rgmii_in4_dout[4] => rgmii_in4_dout[4].IN1
rgmii_in4_dout[5] => rgmii_in4_dout[5].IN1
rgmii_in4_dout[6] => rgmii_in4_dout[6].IN1
rgmii_in4_dout[7] => rgmii_in4_dout[7].IN1
rgmii_in4_pad[0] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_in4_pad
rgmii_in4_pad[1] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_in4_pad
rgmii_in4_pad[2] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_in4_pad
rgmii_in4_pad[3] <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_in4_pad
rgmii_in4_ck <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_in4_ck
rgmii_in1_dout[0] => rgmii_in1_dout[0].IN1
rgmii_in1_dout[1] => rgmii_in1_dout[1].IN1
rgmii_in1_pad <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_in1_pad
rgmii_in1_ck <= altera_tse_nf_rgmii_module:U_RGMII.rgmii_in1_ck


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0
reset_in => altera_tse_reset_synchronizer_chain_out.PRESET
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain_out.CLK
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK
reset_out <= altera_tse_reset_synchronizer_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1
reset_in => altera_tse_reset_synchronizer_chain_out.PRESET
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain_out.CLK
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK
reset_out <= altera_tse_reset_synchronizer_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2
reset_in => altera_tse_reset_synchronizer_chain_out.PRESET
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain_out.CLK
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK
reset_out <= altera_tse_reset_synchronizer_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3
reset_in => altera_tse_reset_synchronizer_chain_out.PRESET
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain_out.CLK
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK
reset_out <= altera_tse_reset_synchronizer_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4
reset_in => altera_tse_reset_synchronizer_chain_out.PRESET
reset_in => altera_tse_reset_synchronizer_chain[0].PRESET
reset_in => altera_tse_reset_synchronizer_chain[1].PRESET
clk => altera_tse_reset_synchronizer_chain_out.CLK
clk => altera_tse_reset_synchronizer_chain[0].CLK
clk => altera_tse_reset_synchronizer_chain[1].CLK
reset_out <= altera_tse_reset_synchronizer_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL
rx_clk => rx_clk.IN2
tx_clk => tx_clk.IN1
reset_rx_clk => reset_rx_clk.IN2
reset_tx_clk => reset_tx_clk.IN1
reset_reg_clk => reset_reg_clk.IN2
reg_clk => reg_clk.IN2
cs => cs.IN1
rd => rd.IN1
wr => wr.IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
sel[2] => sel[2].IN1
sel[3] => sel[3].IN1
sel[4] => sel[4].IN1
sel[5] => sel[5].IN1
sel[6] => sel[6].IN1
sel[7] => sel[7].IN1
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1
data_out[0] <= altera_tse_host_control:U_CTRL.data_out
data_out[1] <= altera_tse_host_control:U_CTRL.data_out
data_out[2] <= altera_tse_host_control:U_CTRL.data_out
data_out[3] <= altera_tse_host_control:U_CTRL.data_out
data_out[4] <= altera_tse_host_control:U_CTRL.data_out
data_out[5] <= altera_tse_host_control:U_CTRL.data_out
data_out[6] <= altera_tse_host_control:U_CTRL.data_out
data_out[7] <= altera_tse_host_control:U_CTRL.data_out
data_out[8] <= altera_tse_host_control:U_CTRL.data_out
data_out[9] <= altera_tse_host_control:U_CTRL.data_out
data_out[10] <= altera_tse_host_control:U_CTRL.data_out
data_out[11] <= altera_tse_host_control:U_CTRL.data_out
data_out[12] <= altera_tse_host_control:U_CTRL.data_out
data_out[13] <= altera_tse_host_control:U_CTRL.data_out
data_out[14] <= altera_tse_host_control:U_CTRL.data_out
data_out[15] <= altera_tse_host_control:U_CTRL.data_out
data_out[16] <= altera_tse_host_control:U_CTRL.data_out
data_out[17] <= altera_tse_host_control:U_CTRL.data_out
data_out[18] <= altera_tse_host_control:U_CTRL.data_out
data_out[19] <= altera_tse_host_control:U_CTRL.data_out
data_out[20] <= altera_tse_host_control:U_CTRL.data_out
data_out[21] <= altera_tse_host_control:U_CTRL.data_out
data_out[22] <= altera_tse_host_control:U_CTRL.data_out
data_out[23] <= altera_tse_host_control:U_CTRL.data_out
data_out[24] <= altera_tse_host_control:U_CTRL.data_out
data_out[25] <= altera_tse_host_control:U_CTRL.data_out
data_out[26] <= altera_tse_host_control:U_CTRL.data_out
data_out[27] <= altera_tse_host_control:U_CTRL.data_out
data_out[28] <= altera_tse_host_control:U_CTRL.data_out
data_out[29] <= altera_tse_host_control:U_CTRL.data_out
data_out[30] <= altera_tse_host_control:U_CTRL.data_out
data_out[31] <= altera_tse_host_control:U_CTRL.data_out
busy <= altera_tse_host_control:U_CTRL.busy
rx_section_empty[0] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[1] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[2] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[3] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[4] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[5] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[6] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[7] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_empty[8] <= altera_tse_register_map:U_REG.rx_section_empty
rx_section_full[0] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[1] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[2] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[3] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[4] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[5] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[6] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[7] <= altera_tse_register_map:U_REG.rx_section_full
rx_section_full[8] <= altera_tse_register_map:U_REG.rx_section_full
tx_section_empty[0] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[1] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[2] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[3] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[4] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[5] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[6] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[7] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_empty[8] <= altera_tse_register_map:U_REG.tx_section_empty
tx_section_full[0] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[1] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[2] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[3] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[4] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[5] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[6] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[7] <= altera_tse_register_map:U_REG.tx_section_full
tx_section_full[8] <= altera_tse_register_map:U_REG.tx_section_full
rx_ae_level[0] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[1] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[2] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[3] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[4] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[5] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[6] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[7] <= altera_tse_register_map:U_REG.rx_ae_level
rx_ae_level[8] <= altera_tse_register_map:U_REG.rx_ae_level
rx_af_level[0] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[1] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[2] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[3] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[4] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[5] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[6] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[7] <= altera_tse_register_map:U_REG.rx_af_level
rx_af_level[8] <= altera_tse_register_map:U_REG.rx_af_level
tx_ae_level[0] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[1] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[2] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[3] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[4] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[5] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[6] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[7] <= altera_tse_register_map:U_REG.tx_ae_level
tx_ae_level[8] <= altera_tse_register_map:U_REG.tx_ae_level
tx_af_level[0] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[1] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[2] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[3] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[4] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[5] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[6] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[7] <= altera_tse_register_map:U_REG.tx_af_level
tx_af_level[8] <= altera_tse_register_map:U_REG.tx_af_level
excess_col => excess_col.IN1
late_col => late_col.IN1
mac_addr[0] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[1] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[2] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[3] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[4] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[5] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[6] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[7] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[8] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[9] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[10] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[11] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[12] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[13] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[14] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[15] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[16] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[17] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[18] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[19] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[20] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[21] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[22] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[23] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[24] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[25] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[26] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[27] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[28] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[29] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[30] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[31] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[32] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[33] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[34] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[35] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[36] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[37] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[38] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[39] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[40] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[41] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[42] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[43] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[44] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[45] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[46] <= altera_tse_register_map:U_REG.mac_addr
mac_addr[47] <= altera_tse_register_map:U_REG.mac_addr
pause_quant[0] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[1] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[2] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[3] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[4] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[5] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[6] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[7] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[8] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[9] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[10] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[11] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[12] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[13] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[14] <= altera_tse_register_map:U_REG.pause_quant
pause_quant[15] <= altera_tse_register_map:U_REG.pause_quant
holdoff_quant[0] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[1] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[2] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[3] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[4] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[5] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[6] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[7] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[8] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[9] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[10] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[11] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[12] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[13] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[14] <= altera_tse_register_map:U_REG.holdoff_quant
holdoff_quant[15] <= altera_tse_register_map:U_REG.holdoff_quant
promis_en <= altera_tse_register_map:U_REG.promis_en
frm_length_max[0] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[1] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[2] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[3] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[4] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[5] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[6] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[7] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[8] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[9] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[10] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[11] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[12] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[13] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[14] <= altera_tse_register_map:U_REG.frm_length_max
frm_length_max[15] <= altera_tse_register_map:U_REG.frm_length_max
pause_fwd <= altera_tse_register_map:U_REG.pause_fwd
pause_ignore <= altera_tse_register_map:U_REG.pause_ignore
pad_ena <= altera_tse_register_map:U_REG.pad_ena
ethernet_mode <= altera_tse_register_map:U_REG.ethernet_mode
eth_mode <= altera_tse_register_map:U_REG.eth_mode
set_1000 => set_1000.IN1
set_10 => set_10.IN1
enable_tx <= altera_tse_register_map:U_REG.enable_tx
enable_rx <= altera_tse_register_map:U_REG.enable_rx
hd_ena <= altera_tse_register_map:U_REG.hd_ena
tx_addr_ins <= altera_tse_register_map:U_REG.tx_addr_ins
crc_fwd <= altera_tse_register_map:U_REG.crc_fwd
sw_reset <= altera_tse_register_map:U_REG.sw_reset
tx_done => tx_done.IN1
mhash_sel <= altera_tse_register_map:U_REG.mhash_sel
cmd_frm_ena <= altera_tse_register_map:U_REG.cmd_frm_ena
no_lgth_check <= altera_tse_register_map:U_REG.no_lgth_check
ena_10 <= altera_tse_register_map:U_REG.ena_10
rx_err_frm_disc <= altera_tse_register_map:U_REG.rx_err_frm_disc
tx_ipg_len[0] <= altera_tse_register_map:U_REG.tx_ipg_len
tx_ipg_len[1] <= altera_tse_register_map:U_REG.tx_ipg_len
tx_ipg_len[2] <= altera_tse_register_map:U_REG.tx_ipg_len
tx_ipg_len[3] <= altera_tse_register_map:U_REG.tx_ipg_len
tx_ipg_len[4] <= altera_tse_register_map:U_REG.tx_ipg_len
rx_reset_done => rx_reset_done.IN1
magic_ena <= altera_tse_register_map:U_REG.magic_ena
magic_detect => magic_detect.IN1
sleep_ena <= altera_tse_register_map:U_REG.sleep_ena
reg_sleepn => reg_sleepn.IN1
reg_wakeup <= altera_tse_register_map:U_REG.reg_wakeup
xoff_gen <= altera_tse_register_map:U_REG.xoff_gen
xon_gen <= altera_tse_register_map:U_REG.xon_gen
tx_crc_fwd_out <= altera_tse_register_map:U_REG.tx_crc_fwd_out
tx_shift16 <= altera_tse_register_map:U_REG.tx_shift16
rx_shift16 <= altera_tse_register_map:U_REG.rx_shift16
lut_wren <= altera_tse_register_map:U_REG.lut_wren
lut_wdata <= altera_tse_register_map:U_REG.lut_wdata
lut_waddr[0] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[1] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[2] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[3] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[4] <= altera_tse_register_map:U_REG.lut_waddr
lut_waddr[5] <= altera_tse_register_map:U_REG.lut_waddr
mdio_data_in[0] => mdio_data_in[0].IN1
mdio_data_in[1] => mdio_data_in[1].IN1
mdio_data_in[2] => mdio_data_in[2].IN1
mdio_data_in[3] => mdio_data_in[3].IN1
mdio_data_in[4] => mdio_data_in[4].IN1
mdio_data_in[5] => mdio_data_in[5].IN1
mdio_data_in[6] => mdio_data_in[6].IN1
mdio_data_in[7] => mdio_data_in[7].IN1
mdio_data_in[8] => mdio_data_in[8].IN1
mdio_data_in[9] => mdio_data_in[9].IN1
mdio_data_in[10] => mdio_data_in[10].IN1
mdio_data_in[11] => mdio_data_in[11].IN1
mdio_data_in[12] => mdio_data_in[12].IN1
mdio_data_in[13] => mdio_data_in[13].IN1
mdio_data_in[14] => mdio_data_in[14].IN1
mdio_data_in[15] => mdio_data_in[15].IN1
mdio_data_out[0] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[1] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[2] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[3] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[4] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[5] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[6] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[7] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[8] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[9] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[10] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[11] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[12] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[13] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[14] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_data_out[15] <= altera_tse_register_map:U_REG.mdio_data_out
mdio_dev_addr[0] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_dev_addr[1] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_dev_addr[2] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_dev_addr[3] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_dev_addr[4] <= altera_tse_register_map:U_REG.mdio_dev_addr
mdio_addr[0] <= altera_tse_register_map:U_REG.mdio_addr
mdio_addr[1] <= altera_tse_register_map:U_REG.mdio_addr
mdio_addr[2] <= altera_tse_register_map:U_REG.mdio_addr
mdio_addr[3] <= altera_tse_register_map:U_REG.mdio_addr
mdio_addr[4] <= altera_tse_register_map:U_REG.mdio_addr
mdio_cs <= altera_tse_register_map:U_REG.mdio_cs
mdio_rd <= altera_tse_register_map:U_REG.mdio_rd
mdio_wr <= altera_tse_register_map:U_REG.mdio_wr
mdio_busy => mdio_busy.IN1
pause_rcv => pause_rcv.IN1
pause_tx => pause_tx.IN1
frm_align_err => frm_align_err.IN1
frm_crc_err => frm_crc_err.IN1
long_crc_err => long_crc_err.IN1
short_crc_err => short_crc_err.IN1
frm_discard => frm_discard.IN1
rx_total_lgth[0] => rx_total_lgth[0].IN1
rx_total_lgth[1] => rx_total_lgth[1].IN1
rx_total_lgth[2] => rx_total_lgth[2].IN1
rx_total_lgth[3] => rx_total_lgth[3].IN1
rx_total_lgth[4] => rx_total_lgth[4].IN1
rx_total_lgth[5] => rx_total_lgth[5].IN1
rx_total_lgth[6] => rx_total_lgth[6].IN1
rx_total_lgth[7] => rx_total_lgth[7].IN1
rx_total_lgth[8] => rx_total_lgth[8].IN1
rx_total_lgth[9] => rx_total_lgth[9].IN1
rx_total_lgth[10] => rx_total_lgth[10].IN1
rx_total_lgth[11] => rx_total_lgth[11].IN1
rx_total_lgth[12] => rx_total_lgth[12].IN1
rx_total_lgth[13] => rx_total_lgth[13].IN1
rx_total_lgth[14] => rx_total_lgth[14].IN1
rx_total_lgth[15] => rx_total_lgth[15].IN1
rx_total_val => rx_total_val.IN1
rx_frm_stat_ena => rx_frm_stat_ena.IN1
rx_frm_stat_val => rx_frm_stat_val.IN1
rx_frm_err => rx_frm_err.IN1
rx_frm_crc_err => rx_frm_crc_err.IN1
rx_frm_length[0] => rx_frm_length[0].IN1
rx_frm_length[1] => rx_frm_length[1].IN1
rx_frm_length[2] => rx_frm_length[2].IN1
rx_frm_length[3] => rx_frm_length[3].IN1
rx_frm_length[4] => rx_frm_length[4].IN1
rx_frm_length[5] => rx_frm_length[5].IN1
rx_frm_length[6] => rx_frm_length[6].IN1
rx_frm_length[7] => rx_frm_length[7].IN1
rx_frm_length[8] => rx_frm_length[8].IN1
rx_frm_length[9] => rx_frm_length[9].IN1
rx_frm_length[10] => rx_frm_length[10].IN1
rx_frm_length[11] => rx_frm_length[11].IN1
rx_frm_length[12] => rx_frm_length[12].IN1
rx_frm_length[13] => rx_frm_length[13].IN1
rx_frm_length[14] => rx_frm_length[14].IN1
rx_frm_length[15] => rx_frm_length[15].IN1
rx_frm_vlan => rx_frm_vlan.IN1
rx_frm_stack_vlan => rx_frm_stack_vlan.IN1
rx_frm_unicast => rx_frm_unicast.IN1
rx_frm_broadcast => rx_frm_broadcast.IN1
rx_frm_mltcast => rx_frm_mltcast.IN1
tx_frm_stat_val => tx_frm_stat_val.IN1
tx_frm_err => tx_frm_err.IN1
tx_frm_length[0] => tx_frm_length[0].IN1
tx_frm_length[1] => tx_frm_length[1].IN1
tx_frm_length[2] => tx_frm_length[2].IN1
tx_frm_length[3] => tx_frm_length[3].IN1
tx_frm_length[4] => tx_frm_length[4].IN1
tx_frm_length[5] => tx_frm_length[5].IN1
tx_frm_length[6] => tx_frm_length[6].IN1
tx_frm_length[7] => tx_frm_length[7].IN1
tx_frm_length[8] => tx_frm_length[8].IN1
tx_frm_length[9] => tx_frm_length[9].IN1
tx_frm_length[10] => tx_frm_length[10].IN1
tx_frm_length[11] => tx_frm_length[11].IN1
tx_frm_length[12] => tx_frm_length[12].IN1
tx_frm_length[13] => tx_frm_length[13].IN1
tx_frm_length[14] => tx_frm_length[14].IN1
tx_frm_length[15] => tx_frm_length[15].IN1
tx_frm_unicast => tx_frm_unicast.IN1
tx_frm_broadcast => tx_frm_broadcast.IN1
tx_frm_mltcast => tx_frm_mltcast.IN1
gmii_loopback <= altera_tse_register_map:U_REG.gmii_loopback
eccstatus_rx_stat_reg[0] <= altera_tse_register_map:U_REG.eccstatus_rx_stat_reg
eccstatus_rx_stat_reg[1] <= altera_tse_register_map:U_REG.eccstatus_rx_stat_reg
eccstatus_tx_stat_reg[0] <= altera_tse_register_map:U_REG.eccstatus_tx_stat_reg
eccstatus_tx_stat_reg[1] <= altera_tse_register_map:U_REG.eccstatus_tx_stat_reg
smac_0[0] <= altera_tse_register_map:U_REG.smac_0
smac_0[1] <= altera_tse_register_map:U_REG.smac_0
smac_0[2] <= altera_tse_register_map:U_REG.smac_0
smac_0[3] <= altera_tse_register_map:U_REG.smac_0
smac_0[4] <= altera_tse_register_map:U_REG.smac_0
smac_0[5] <= altera_tse_register_map:U_REG.smac_0
smac_0[6] <= altera_tse_register_map:U_REG.smac_0
smac_0[7] <= altera_tse_register_map:U_REG.smac_0
smac_0[8] <= altera_tse_register_map:U_REG.smac_0
smac_0[9] <= altera_tse_register_map:U_REG.smac_0
smac_0[10] <= altera_tse_register_map:U_REG.smac_0
smac_0[11] <= altera_tse_register_map:U_REG.smac_0
smac_0[12] <= altera_tse_register_map:U_REG.smac_0
smac_0[13] <= altera_tse_register_map:U_REG.smac_0
smac_0[14] <= altera_tse_register_map:U_REG.smac_0
smac_0[15] <= altera_tse_register_map:U_REG.smac_0
smac_0[16] <= altera_tse_register_map:U_REG.smac_0
smac_0[17] <= altera_tse_register_map:U_REG.smac_0
smac_0[18] <= altera_tse_register_map:U_REG.smac_0
smac_0[19] <= altera_tse_register_map:U_REG.smac_0
smac_0[20] <= altera_tse_register_map:U_REG.smac_0
smac_0[21] <= altera_tse_register_map:U_REG.smac_0
smac_0[22] <= altera_tse_register_map:U_REG.smac_0
smac_0[23] <= altera_tse_register_map:U_REG.smac_0
smac_0[24] <= altera_tse_register_map:U_REG.smac_0
smac_0[25] <= altera_tse_register_map:U_REG.smac_0
smac_0[26] <= altera_tse_register_map:U_REG.smac_0
smac_0[27] <= altera_tse_register_map:U_REG.smac_0
smac_0[28] <= altera_tse_register_map:U_REG.smac_0
smac_0[29] <= altera_tse_register_map:U_REG.smac_0
smac_0[30] <= altera_tse_register_map:U_REG.smac_0
smac_0[31] <= altera_tse_register_map:U_REG.smac_0
smac_0[32] <= altera_tse_register_map:U_REG.smac_0
smac_0[33] <= altera_tse_register_map:U_REG.smac_0
smac_0[34] <= altera_tse_register_map:U_REG.smac_0
smac_0[35] <= altera_tse_register_map:U_REG.smac_0
smac_0[36] <= altera_tse_register_map:U_REG.smac_0
smac_0[37] <= altera_tse_register_map:U_REG.smac_0
smac_0[38] <= altera_tse_register_map:U_REG.smac_0
smac_0[39] <= altera_tse_register_map:U_REG.smac_0
smac_0[40] <= altera_tse_register_map:U_REG.smac_0
smac_0[41] <= altera_tse_register_map:U_REG.smac_0
smac_0[42] <= altera_tse_register_map:U_REG.smac_0
smac_0[43] <= altera_tse_register_map:U_REG.smac_0
smac_0[44] <= altera_tse_register_map:U_REG.smac_0
smac_0[45] <= altera_tse_register_map:U_REG.smac_0
smac_0[46] <= altera_tse_register_map:U_REG.smac_0
smac_0[47] <= altera_tse_register_map:U_REG.smac_0
smac_1[0] <= altera_tse_register_map:U_REG.smac_1
smac_1[1] <= altera_tse_register_map:U_REG.smac_1
smac_1[2] <= altera_tse_register_map:U_REG.smac_1
smac_1[3] <= altera_tse_register_map:U_REG.smac_1
smac_1[4] <= altera_tse_register_map:U_REG.smac_1
smac_1[5] <= altera_tse_register_map:U_REG.smac_1
smac_1[6] <= altera_tse_register_map:U_REG.smac_1
smac_1[7] <= altera_tse_register_map:U_REG.smac_1
smac_1[8] <= altera_tse_register_map:U_REG.smac_1
smac_1[9] <= altera_tse_register_map:U_REG.smac_1
smac_1[10] <= altera_tse_register_map:U_REG.smac_1
smac_1[11] <= altera_tse_register_map:U_REG.smac_1
smac_1[12] <= altera_tse_register_map:U_REG.smac_1
smac_1[13] <= altera_tse_register_map:U_REG.smac_1
smac_1[14] <= altera_tse_register_map:U_REG.smac_1
smac_1[15] <= altera_tse_register_map:U_REG.smac_1
smac_1[16] <= altera_tse_register_map:U_REG.smac_1
smac_1[17] <= altera_tse_register_map:U_REG.smac_1
smac_1[18] <= altera_tse_register_map:U_REG.smac_1
smac_1[19] <= altera_tse_register_map:U_REG.smac_1
smac_1[20] <= altera_tse_register_map:U_REG.smac_1
smac_1[21] <= altera_tse_register_map:U_REG.smac_1
smac_1[22] <= altera_tse_register_map:U_REG.smac_1
smac_1[23] <= altera_tse_register_map:U_REG.smac_1
smac_1[24] <= altera_tse_register_map:U_REG.smac_1
smac_1[25] <= altera_tse_register_map:U_REG.smac_1
smac_1[26] <= altera_tse_register_map:U_REG.smac_1
smac_1[27] <= altera_tse_register_map:U_REG.smac_1
smac_1[28] <= altera_tse_register_map:U_REG.smac_1
smac_1[29] <= altera_tse_register_map:U_REG.smac_1
smac_1[30] <= altera_tse_register_map:U_REG.smac_1
smac_1[31] <= altera_tse_register_map:U_REG.smac_1
smac_1[32] <= altera_tse_register_map:U_REG.smac_1
smac_1[33] <= altera_tse_register_map:U_REG.smac_1
smac_1[34] <= altera_tse_register_map:U_REG.smac_1
smac_1[35] <= altera_tse_register_map:U_REG.smac_1
smac_1[36] <= altera_tse_register_map:U_REG.smac_1
smac_1[37] <= altera_tse_register_map:U_REG.smac_1
smac_1[38] <= altera_tse_register_map:U_REG.smac_1
smac_1[39] <= altera_tse_register_map:U_REG.smac_1
smac_1[40] <= altera_tse_register_map:U_REG.smac_1
smac_1[41] <= altera_tse_register_map:U_REG.smac_1
smac_1[42] <= altera_tse_register_map:U_REG.smac_1
smac_1[43] <= altera_tse_register_map:U_REG.smac_1
smac_1[44] <= altera_tse_register_map:U_REG.smac_1
smac_1[45] <= altera_tse_register_map:U_REG.smac_1
smac_1[46] <= altera_tse_register_map:U_REG.smac_1
smac_1[47] <= altera_tse_register_map:U_REG.smac_1
smac_2[0] <= altera_tse_register_map:U_REG.smac_2
smac_2[1] <= altera_tse_register_map:U_REG.smac_2
smac_2[2] <= altera_tse_register_map:U_REG.smac_2
smac_2[3] <= altera_tse_register_map:U_REG.smac_2
smac_2[4] <= altera_tse_register_map:U_REG.smac_2
smac_2[5] <= altera_tse_register_map:U_REG.smac_2
smac_2[6] <= altera_tse_register_map:U_REG.smac_2
smac_2[7] <= altera_tse_register_map:U_REG.smac_2
smac_2[8] <= altera_tse_register_map:U_REG.smac_2
smac_2[9] <= altera_tse_register_map:U_REG.smac_2
smac_2[10] <= altera_tse_register_map:U_REG.smac_2
smac_2[11] <= altera_tse_register_map:U_REG.smac_2
smac_2[12] <= altera_tse_register_map:U_REG.smac_2
smac_2[13] <= altera_tse_register_map:U_REG.smac_2
smac_2[14] <= altera_tse_register_map:U_REG.smac_2
smac_2[15] <= altera_tse_register_map:U_REG.smac_2
smac_2[16] <= altera_tse_register_map:U_REG.smac_2
smac_2[17] <= altera_tse_register_map:U_REG.smac_2
smac_2[18] <= altera_tse_register_map:U_REG.smac_2
smac_2[19] <= altera_tse_register_map:U_REG.smac_2
smac_2[20] <= altera_tse_register_map:U_REG.smac_2
smac_2[21] <= altera_tse_register_map:U_REG.smac_2
smac_2[22] <= altera_tse_register_map:U_REG.smac_2
smac_2[23] <= altera_tse_register_map:U_REG.smac_2
smac_2[24] <= altera_tse_register_map:U_REG.smac_2
smac_2[25] <= altera_tse_register_map:U_REG.smac_2
smac_2[26] <= altera_tse_register_map:U_REG.smac_2
smac_2[27] <= altera_tse_register_map:U_REG.smac_2
smac_2[28] <= altera_tse_register_map:U_REG.smac_2
smac_2[29] <= altera_tse_register_map:U_REG.smac_2
smac_2[30] <= altera_tse_register_map:U_REG.smac_2
smac_2[31] <= altera_tse_register_map:U_REG.smac_2
smac_2[32] <= altera_tse_register_map:U_REG.smac_2
smac_2[33] <= altera_tse_register_map:U_REG.smac_2
smac_2[34] <= altera_tse_register_map:U_REG.smac_2
smac_2[35] <= altera_tse_register_map:U_REG.smac_2
smac_2[36] <= altera_tse_register_map:U_REG.smac_2
smac_2[37] <= altera_tse_register_map:U_REG.smac_2
smac_2[38] <= altera_tse_register_map:U_REG.smac_2
smac_2[39] <= altera_tse_register_map:U_REG.smac_2
smac_2[40] <= altera_tse_register_map:U_REG.smac_2
smac_2[41] <= altera_tse_register_map:U_REG.smac_2
smac_2[42] <= altera_tse_register_map:U_REG.smac_2
smac_2[43] <= altera_tse_register_map:U_REG.smac_2
smac_2[44] <= altera_tse_register_map:U_REG.smac_2
smac_2[45] <= altera_tse_register_map:U_REG.smac_2
smac_2[46] <= altera_tse_register_map:U_REG.smac_2
smac_2[47] <= altera_tse_register_map:U_REG.smac_2
smac_3[0] <= altera_tse_register_map:U_REG.smac_3
smac_3[1] <= altera_tse_register_map:U_REG.smac_3
smac_3[2] <= altera_tse_register_map:U_REG.smac_3
smac_3[3] <= altera_tse_register_map:U_REG.smac_3
smac_3[4] <= altera_tse_register_map:U_REG.smac_3
smac_3[5] <= altera_tse_register_map:U_REG.smac_3
smac_3[6] <= altera_tse_register_map:U_REG.smac_3
smac_3[7] <= altera_tse_register_map:U_REG.smac_3
smac_3[8] <= altera_tse_register_map:U_REG.smac_3
smac_3[9] <= altera_tse_register_map:U_REG.smac_3
smac_3[10] <= altera_tse_register_map:U_REG.smac_3
smac_3[11] <= altera_tse_register_map:U_REG.smac_3
smac_3[12] <= altera_tse_register_map:U_REG.smac_3
smac_3[13] <= altera_tse_register_map:U_REG.smac_3
smac_3[14] <= altera_tse_register_map:U_REG.smac_3
smac_3[15] <= altera_tse_register_map:U_REG.smac_3
smac_3[16] <= altera_tse_register_map:U_REG.smac_3
smac_3[17] <= altera_tse_register_map:U_REG.smac_3
smac_3[18] <= altera_tse_register_map:U_REG.smac_3
smac_3[19] <= altera_tse_register_map:U_REG.smac_3
smac_3[20] <= altera_tse_register_map:U_REG.smac_3
smac_3[21] <= altera_tse_register_map:U_REG.smac_3
smac_3[22] <= altera_tse_register_map:U_REG.smac_3
smac_3[23] <= altera_tse_register_map:U_REG.smac_3
smac_3[24] <= altera_tse_register_map:U_REG.smac_3
smac_3[25] <= altera_tse_register_map:U_REG.smac_3
smac_3[26] <= altera_tse_register_map:U_REG.smac_3
smac_3[27] <= altera_tse_register_map:U_REG.smac_3
smac_3[28] <= altera_tse_register_map:U_REG.smac_3
smac_3[29] <= altera_tse_register_map:U_REG.smac_3
smac_3[30] <= altera_tse_register_map:U_REG.smac_3
smac_3[31] <= altera_tse_register_map:U_REG.smac_3
smac_3[32] <= altera_tse_register_map:U_REG.smac_3
smac_3[33] <= altera_tse_register_map:U_REG.smac_3
smac_3[34] <= altera_tse_register_map:U_REG.smac_3
smac_3[35] <= altera_tse_register_map:U_REG.smac_3
smac_3[36] <= altera_tse_register_map:U_REG.smac_3
smac_3[37] <= altera_tse_register_map:U_REG.smac_3
smac_3[38] <= altera_tse_register_map:U_REG.smac_3
smac_3[39] <= altera_tse_register_map:U_REG.smac_3
smac_3[40] <= altera_tse_register_map:U_REG.smac_3
smac_3[41] <= altera_tse_register_map:U_REG.smac_3
smac_3[42] <= altera_tse_register_map:U_REG.smac_3
smac_3[43] <= altera_tse_register_map:U_REG.smac_3
smac_3[44] <= altera_tse_register_map:U_REG.smac_3
smac_3[45] <= altera_tse_register_map:U_REG.smac_3
smac_3[46] <= altera_tse_register_map:U_REG.smac_3
smac_3[47] <= altera_tse_register_map:U_REG.smac_3
tx_addr_sel[0] <= altera_tse_register_map:U_REG.tx_addr_sel
tx_addr_sel[1] <= altera_tse_register_map:U_REG.tx_addr_sel
tx_addr_sel[2] <= altera_tse_register_map:U_REG.tx_addr_sel


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG
rx_clk => rx_clk.IN10
tx_clk => tx_clk.IN5
reg_clk => reg_clk.IN17
reset_rx_clk => reset_rx_clk.IN8
reset_tx_clk => reset_tx_clk.IN3
reset_reg_clk => reset_reg_clk.IN11
reg_rd => always38.IN1
reg_rd => always60.IN0
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => reg_data_out.OUTPUTSELECT
reg_rd => mdio_rd_reg.DATAIN
reg_wr => always0.IN1
reg_wr => always2.IN1
reg_wr => always9.IN1
reg_wr => always11.IN1
reg_wr => always13.IN1
reg_wr => always15.IN1
reg_wr => always17.IN1
reg_wr => always19.IN1
reg_wr => always21.IN1
reg_wr => always23.IN1
reg_wr => always25.IN1
reg_wr => always27.IN1
reg_wr => always29.IN1
reg_wr => always31.IN1
reg_wr => always33.IN1
reg_wr => always35.IN1
reg_wr => always36.IN1
reg_wr => always37.IN1
reg_wr => always56.IN1
reg_wr => always59.IN1
reg_wr => always60.IN1
reg_wr => mdio_wr_reg.DATAIN
reg_timout => command_config.OUTPUTSELECT
reg_timout => command_config.OUTPUTSELECT
reg_timout => reg_status.OUTPUTSELECT
reg_sel[0] => reg_sel[0].IN2
reg_sel[1] => reg_sel[1].IN2
reg_sel[2] => reg_sel[2].IN2
reg_sel[3] => reg_sel[3].IN2
reg_sel[4] => reg_sel[4].IN2
reg_sel[5] => reg_sel[5].IN2
reg_sel[6] => reg_sel[6].IN2
reg_sel[7] => reg_sel[7].IN2
reg_data_in[0] => command_config.DATAB
reg_data_in[0] => frm_length.DATAB
reg_data_in[0] => mdio_data_out_reg[0].DATAIN
reg_data_in[0] => scratch[0].DATAIN
reg_data_in[0] => mac_0[0].DATAIN
reg_data_in[0] => mac_1[0].DATAIN
reg_data_in[0] => pause_quant_reg[0].DATAIN
reg_data_in[0] => rx_section_empty_reg[0].DATAIN
reg_data_in[0] => rx_section_full_reg[0].DATAIN
reg_data_in[0] => tx_section_empty_reg[0].DATAIN
reg_data_in[0] => tx_section_full_reg[0].DATAIN
reg_data_in[0] => rx_ae_level_reg[0].DATAIN
reg_data_in[0] => rx_af_level_reg[0].DATAIN
reg_data_in[0] => tx_ae_level_reg[0].DATAIN
reg_data_in[0] => tx_af_level_reg[0].DATAIN
reg_data_in[0] => mdio_addr0[0].DATAIN
reg_data_in[0] => mdio_addr1[0].DATAIN
reg_data_in[0] => holdoff_quant[0]~reg0.DATAIN
reg_data_in[0] => tx_ipg_len_reg[0].DATAIN
reg_data_in[1] => command_config.DATAB
reg_data_in[1] => frm_length.DATAB
reg_data_in[1] => mdio_data_out_reg[1].DATAIN
reg_data_in[1] => scratch[1].DATAIN
reg_data_in[1] => mac_0[1].DATAIN
reg_data_in[1] => mac_1[1].DATAIN
reg_data_in[1] => pause_quant_reg[1].DATAIN
reg_data_in[1] => rx_section_empty_reg[1].DATAIN
reg_data_in[1] => rx_section_full_reg[1].DATAIN
reg_data_in[1] => tx_section_empty_reg[1].DATAIN
reg_data_in[1] => tx_section_full_reg[1].DATAIN
reg_data_in[1] => rx_ae_level_reg[1].DATAIN
reg_data_in[1] => rx_af_level_reg[1].DATAIN
reg_data_in[1] => tx_ae_level_reg[1].DATAIN
reg_data_in[1] => tx_af_level_reg[1].DATAIN
reg_data_in[1] => mdio_addr0[1].DATAIN
reg_data_in[1] => mdio_addr1[1].DATAIN
reg_data_in[1] => holdoff_quant[1]~reg0.DATAIN
reg_data_in[1] => tx_ipg_len_reg[1].DATAIN
reg_data_in[2] => frm_length.DATAB
reg_data_in[2] => mdio_data_out_reg[2].DATAIN
reg_data_in[2] => scratch[2].DATAIN
reg_data_in[2] => command_config[2].DATAIN
reg_data_in[2] => mac_0[2].DATAIN
reg_data_in[2] => mac_1[2].DATAIN
reg_data_in[2] => pause_quant_reg[2].DATAIN
reg_data_in[2] => rx_section_empty_reg[2].DATAIN
reg_data_in[2] => rx_section_full_reg[2].DATAIN
reg_data_in[2] => tx_section_empty_reg[2].DATAIN
reg_data_in[2] => tx_section_full_reg[2].DATAIN
reg_data_in[2] => rx_ae_level_reg[2].DATAIN
reg_data_in[2] => rx_af_level_reg[2].DATAIN
reg_data_in[2] => tx_ae_level_reg[2].DATAIN
reg_data_in[2] => tx_af_level_reg[2].DATAIN
reg_data_in[2] => mdio_addr0[2].DATAIN
reg_data_in[2] => mdio_addr1[2].DATAIN
reg_data_in[2] => holdoff_quant[2]~reg0.DATAIN
reg_data_in[2] => tx_ipg_len_reg[2].DATAIN
reg_data_in[3] => frm_length.DATAB
reg_data_in[3] => mdio_data_out_reg[3].DATAIN
reg_data_in[3] => scratch[3].DATAIN
reg_data_in[3] => command_config[3].DATAIN
reg_data_in[3] => mac_0[3].DATAIN
reg_data_in[3] => mac_1[3].DATAIN
reg_data_in[3] => pause_quant_reg[3].DATAIN
reg_data_in[3] => rx_section_empty_reg[3].DATAIN
reg_data_in[3] => rx_section_full_reg[3].DATAIN
reg_data_in[3] => tx_section_empty_reg[3].DATAIN
reg_data_in[3] => tx_section_full_reg[3].DATAIN
reg_data_in[3] => rx_ae_level_reg[3].DATAIN
reg_data_in[3] => rx_af_level_reg[3].DATAIN
reg_data_in[3] => tx_ae_level_reg[3].DATAIN
reg_data_in[3] => tx_af_level_reg[3].DATAIN
reg_data_in[3] => mdio_addr0[3].DATAIN
reg_data_in[3] => mdio_addr1[3].DATAIN
reg_data_in[3] => holdoff_quant[3]~reg0.DATAIN
reg_data_in[3] => tx_ipg_len_reg[3].DATAIN
reg_data_in[4] => frm_length.DATAB
reg_data_in[4] => mdio_data_out_reg[4].DATAIN
reg_data_in[4] => scratch[4].DATAIN
reg_data_in[4] => command_config[4].DATAIN
reg_data_in[4] => mac_0[4].DATAIN
reg_data_in[4] => mac_1[4].DATAIN
reg_data_in[4] => pause_quant_reg[4].DATAIN
reg_data_in[4] => rx_section_empty_reg[4].DATAIN
reg_data_in[4] => rx_section_full_reg[4].DATAIN
reg_data_in[4] => tx_section_empty_reg[4].DATAIN
reg_data_in[4] => tx_section_full_reg[4].DATAIN
reg_data_in[4] => rx_ae_level_reg[4].DATAIN
reg_data_in[4] => rx_af_level_reg[4].DATAIN
reg_data_in[4] => tx_ae_level_reg[4].DATAIN
reg_data_in[4] => tx_af_level_reg[4].DATAIN
reg_data_in[4] => mdio_addr0[4].DATAIN
reg_data_in[4] => mdio_addr1[4].DATAIN
reg_data_in[4] => holdoff_quant[4]~reg0.DATAIN
reg_data_in[4] => tx_ipg_len_reg[4].DATAIN
reg_data_in[5] => frm_length.DATAB
reg_data_in[5] => mdio_data_out_reg[5].DATAIN
reg_data_in[5] => scratch[5].DATAIN
reg_data_in[5] => command_config[5].DATAIN
reg_data_in[5] => mac_0[5].DATAIN
reg_data_in[5] => mac_1[5].DATAIN
reg_data_in[5] => pause_quant_reg[5].DATAIN
reg_data_in[5] => rx_section_empty_reg[5].DATAIN
reg_data_in[5] => rx_section_full_reg[5].DATAIN
reg_data_in[5] => tx_section_empty_reg[5].DATAIN
reg_data_in[5] => tx_section_full_reg[5].DATAIN
reg_data_in[5] => rx_ae_level_reg[5].DATAIN
reg_data_in[5] => rx_af_level_reg[5].DATAIN
reg_data_in[5] => tx_ae_level_reg[5].DATAIN
reg_data_in[5] => tx_af_level_reg[5].DATAIN
reg_data_in[5] => holdoff_quant[5]~reg0.DATAIN
reg_data_in[6] => frm_length.DATAB
reg_data_in[6] => mdio_data_out_reg[6].DATAIN
reg_data_in[6] => scratch[6].DATAIN
reg_data_in[6] => command_config[6].DATAIN
reg_data_in[6] => mac_0[6].DATAIN
reg_data_in[6] => mac_1[6].DATAIN
reg_data_in[6] => pause_quant_reg[6].DATAIN
reg_data_in[6] => rx_section_empty_reg[6].DATAIN
reg_data_in[6] => rx_section_full_reg[6].DATAIN
reg_data_in[6] => tx_section_empty_reg[6].DATAIN
reg_data_in[6] => tx_section_full_reg[6].DATAIN
reg_data_in[6] => rx_ae_level_reg[6].DATAIN
reg_data_in[6] => rx_af_level_reg[6].DATAIN
reg_data_in[6] => tx_ae_level_reg[6].DATAIN
reg_data_in[6] => tx_af_level_reg[6].DATAIN
reg_data_in[6] => holdoff_quant[6]~reg0.DATAIN
reg_data_in[7] => frm_length.DATAB
reg_data_in[7] => mdio_data_out_reg[7].DATAIN
reg_data_in[7] => scratch[7].DATAIN
reg_data_in[7] => command_config[7].DATAIN
reg_data_in[7] => mac_0[7].DATAIN
reg_data_in[7] => mac_1[7].DATAIN
reg_data_in[7] => pause_quant_reg[7].DATAIN
reg_data_in[7] => rx_section_empty_reg[7].DATAIN
reg_data_in[7] => rx_section_full_reg[7].DATAIN
reg_data_in[7] => tx_section_empty_reg[7].DATAIN
reg_data_in[7] => tx_section_full_reg[7].DATAIN
reg_data_in[7] => rx_ae_level_reg[7].DATAIN
reg_data_in[7] => rx_af_level_reg[7].DATAIN
reg_data_in[7] => tx_ae_level_reg[7].DATAIN
reg_data_in[7] => tx_af_level_reg[7].DATAIN
reg_data_in[7] => holdoff_quant[7]~reg0.DATAIN
reg_data_in[8] => frm_length.DATAB
reg_data_in[8] => mdio_data_out_reg[8].DATAIN
reg_data_in[8] => scratch[8].DATAIN
reg_data_in[8] => command_config[8].DATAIN
reg_data_in[8] => mac_0[8].DATAIN
reg_data_in[8] => mac_1[8].DATAIN
reg_data_in[8] => pause_quant_reg[8].DATAIN
reg_data_in[8] => rx_section_empty_reg[8].DATAIN
reg_data_in[8] => rx_section_full_reg[8].DATAIN
reg_data_in[8] => tx_section_empty_reg[8].DATAIN
reg_data_in[8] => tx_section_full_reg[8].DATAIN
reg_data_in[8] => rx_ae_level_reg[8].DATAIN
reg_data_in[8] => rx_af_level_reg[8].DATAIN
reg_data_in[8] => tx_ae_level_reg[8].DATAIN
reg_data_in[8] => tx_af_level_reg[8].DATAIN
reg_data_in[8] => holdoff_quant[8]~reg0.DATAIN
reg_data_in[9] => frm_length.DATAB
reg_data_in[9] => mdio_data_out_reg[9].DATAIN
reg_data_in[9] => scratch[9].DATAIN
reg_data_in[9] => command_config[9].DATAIN
reg_data_in[9] => mac_0[9].DATAIN
reg_data_in[9] => mac_1[9].DATAIN
reg_data_in[9] => pause_quant_reg[9].DATAIN
reg_data_in[9] => holdoff_quant[9]~reg0.DATAIN
reg_data_in[10] => frm_length.DATAB
reg_data_in[10] => mdio_data_out_reg[10].DATAIN
reg_data_in[10] => scratch[10].DATAIN
reg_data_in[10] => command_config[10].DATAIN
reg_data_in[10] => mac_0[10].DATAIN
reg_data_in[10] => mac_1[10].DATAIN
reg_data_in[10] => pause_quant_reg[10].DATAIN
reg_data_in[10] => holdoff_quant[10]~reg0.DATAIN
reg_data_in[11] => frm_length.DATAB
reg_data_in[11] => mdio_data_out_reg[11].DATAIN
reg_data_in[11] => scratch[11].DATAIN
reg_data_in[11] => mac_0[11].DATAIN
reg_data_in[11] => mac_1[11].DATAIN
reg_data_in[11] => pause_quant_reg[11].DATAIN
reg_data_in[11] => holdoff_quant[11]~reg0.DATAIN
reg_data_in[12] => frm_length.DATAB
reg_data_in[12] => mdio_data_out_reg[12].DATAIN
reg_data_in[12] => scratch[12].DATAIN
reg_data_in[12] => mac_0[12].DATAIN
reg_data_in[12] => mac_1[12].DATAIN
reg_data_in[12] => pause_quant_reg[12].DATAIN
reg_data_in[12] => holdoff_quant[12]~reg0.DATAIN
reg_data_in[13] => command_config.DATAB
reg_data_in[13] => frm_length.DATAB
reg_data_in[13] => mdio_data_out_reg[13].DATAIN
reg_data_in[13] => scratch[13].DATAIN
reg_data_in[13] => mac_0[13].DATAIN
reg_data_in[13] => mac_1[13].DATAIN
reg_data_in[13] => pause_quant_reg[13].DATAIN
reg_data_in[13] => holdoff_quant[13]~reg0.DATAIN
reg_data_in[14] => frm_length.DATAB
reg_data_in[14] => mdio_data_out_reg[14].DATAIN
reg_data_in[14] => scratch[14].DATAIN
reg_data_in[14] => command_config[14].DATAIN
reg_data_in[14] => mac_0[14].DATAIN
reg_data_in[14] => mac_1[14].DATAIN
reg_data_in[14] => pause_quant_reg[14].DATAIN
reg_data_in[14] => holdoff_quant[14]~reg0.DATAIN
reg_data_in[15] => frm_length.DATAB
reg_data_in[15] => mdio_data_out_reg[15].DATAIN
reg_data_in[15] => scratch[15].DATAIN
reg_data_in[15] => command_config[15].DATAIN
reg_data_in[15] => mac_0[15].DATAIN
reg_data_in[15] => mac_1[15].DATAIN
reg_data_in[15] => pause_quant_reg[15].DATAIN
reg_data_in[15] => holdoff_quant[15]~reg0.DATAIN
reg_data_in[16] => scratch[16].DATAIN
reg_data_in[16] => command_config[16].DATAIN
reg_data_in[16] => mac_0[16].DATAIN
reg_data_in[17] => scratch[17].DATAIN
reg_data_in[17] => command_config[17].DATAIN
reg_data_in[17] => mac_0[17].DATAIN
reg_data_in[17] => tx_command_status[17].DATAIN
reg_data_in[18] => scratch[18].DATAIN
reg_data_in[18] => command_config[18].DATAIN
reg_data_in[18] => mac_0[18].DATAIN
reg_data_in[18] => tx_command_status[18].DATAIN
reg_data_in[19] => scratch[19].DATAIN
reg_data_in[19] => command_config[19].DATAIN
reg_data_in[19] => mac_0[19].DATAIN
reg_data_in[20] => scratch[20].DATAIN
reg_data_in[20] => command_config[20].DATAIN
reg_data_in[20] => mac_0[20].DATAIN
reg_data_in[21] => scratch[21].DATAIN
reg_data_in[21] => mac_0[21].DATAIN
reg_data_in[22] => scratch[22].DATAIN
reg_data_in[22] => command_config[22].DATAIN
reg_data_in[22] => mac_0[22].DATAIN
reg_data_in[23] => scratch[23].DATAIN
reg_data_in[23] => command_config[23].DATAIN
reg_data_in[23] => mac_0[23].DATAIN
reg_data_in[24] => scratch[24].DATAIN
reg_data_in[24] => command_config[24].DATAIN
reg_data_in[24] => mac_0[24].DATAIN
reg_data_in[25] => scratch[25].DATAIN
reg_data_in[25] => command_config[25].DATAIN
reg_data_in[25] => mac_0[25].DATAIN
reg_data_in[25] => rx_command_status[25].DATAIN
reg_data_in[26] => scratch[26].DATAIN
reg_data_in[26] => command_config[26].DATAIN
reg_data_in[26] => mac_0[26].DATAIN
reg_data_in[27] => scratch[27].DATAIN
reg_data_in[27] => command_config[27].DATAIN
reg_data_in[27] => mac_0[27].DATAIN
reg_data_in[28] => scratch[28].DATAIN
reg_data_in[28] => mac_0[28].DATAIN
reg_data_in[29] => scratch[29].DATAIN
reg_data_in[29] => mac_0[29].DATAIN
reg_data_in[30] => scratch[30].DATAIN
reg_data_in[30] => mac_0[30].DATAIN
reg_data_in[31] => command_config.DATAB
reg_data_in[31] => scratch[31].DATAIN
reg_data_in[31] => mac_0[31].DATAIN
reg_data_out[0] <= reg_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[16] <= reg_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[17] <= reg_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[18] <= reg_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[19] <= reg_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[20] <= reg_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[21] <= reg_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[22] <= reg_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[23] <= reg_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[24] <= reg_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[25] <= reg_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[26] <= reg_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[27] <= reg_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[28] <= reg_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[29] <= reg_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[30] <= reg_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[31] <= reg_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= mdio_busy.DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[0] <= rx_section_empty_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[1] <= rx_section_empty_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[2] <= rx_section_empty_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[3] <= rx_section_empty_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[4] <= rx_section_empty_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[5] <= rx_section_empty_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[6] <= rx_section_empty_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[7] <= rx_section_empty_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_section_empty[8] <= rx_section_empty_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[0] <= rx_section_full_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[1] <= rx_section_full_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[2] <= rx_section_full_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[3] <= rx_section_full_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[4] <= rx_section_full_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[5] <= rx_section_full_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[6] <= rx_section_full_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[7] <= rx_section_full_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_section_full[8] <= rx_section_full_reg[8].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[0] <= tx_section_empty_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[1] <= tx_section_empty_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[2] <= tx_section_empty_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[3] <= tx_section_empty_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[4] <= tx_section_empty_reg[4].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[5] <= tx_section_empty_reg[5].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[6] <= tx_section_empty_reg[6].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[7] <= tx_section_empty_reg[7].DB_MAX_OUTPUT_PORT_TYPE
tx_section_empty[8] <= tx_section_empty_reg[8].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[0] <= tx_section_full_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[1] <= tx_section_full_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[2] <= tx_section_full_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[3] <= tx_section_full_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[4] <= tx_section_full_reg[4].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[5] <= tx_section_full_reg[5].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[6] <= tx_section_full_reg[6].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[7] <= tx_section_full_reg[7].DB_MAX_OUTPUT_PORT_TYPE
tx_section_full[8] <= tx_section_full_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[0] <= rx_ae_level_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[1] <= rx_ae_level_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[2] <= rx_ae_level_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[3] <= rx_ae_level_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[4] <= rx_ae_level_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[5] <= rx_ae_level_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[6] <= rx_ae_level_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[7] <= rx_ae_level_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_ae_level[8] <= rx_ae_level_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[0] <= rx_af_level_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[1] <= rx_af_level_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[2] <= rx_af_level_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[3] <= rx_af_level_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[4] <= rx_af_level_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[5] <= rx_af_level_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[6] <= rx_af_level_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[7] <= rx_af_level_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_af_level[8] <= rx_af_level_reg[8].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[0] <= tx_ae_level_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[1] <= tx_ae_level_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[2] <= tx_ae_level_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[3] <= tx_ae_level_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[4] <= tx_ae_level_reg[4].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[5] <= tx_ae_level_reg[5].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[6] <= tx_ae_level_reg[6].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[7] <= tx_ae_level_reg[7].DB_MAX_OUTPUT_PORT_TYPE
tx_ae_level[8] <= tx_ae_level_reg[8].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[0] <= tx_af_level_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[1] <= tx_af_level_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[2] <= tx_af_level_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[3] <= tx_af_level_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[4] <= tx_af_level_reg[4].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[5] <= tx_af_level_reg[5].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[6] <= tx_af_level_reg[6].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[7] <= tx_af_level_reg[7].DB_MAX_OUTPUT_PORT_TYPE
tx_af_level[8] <= tx_af_level_reg[8].DB_MAX_OUTPUT_PORT_TYPE
excess_col => excess_col.IN1
late_col => late_col.IN1
mac_addr[0] <= mac_0[0].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[1] <= mac_0[1].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[2] <= mac_0[2].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[3] <= mac_0[3].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[4] <= mac_0[4].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[5] <= mac_0[5].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[6] <= mac_0[6].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[7] <= mac_0[7].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[8] <= mac_0[8].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[9] <= mac_0[9].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[10] <= mac_0[10].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[11] <= mac_0[11].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[12] <= mac_0[12].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[13] <= mac_0[13].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[14] <= mac_0[14].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[15] <= mac_0[15].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[16] <= mac_0[16].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[17] <= mac_0[17].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[18] <= mac_0[18].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[19] <= mac_0[19].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[20] <= mac_0[20].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[21] <= mac_0[21].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[22] <= mac_0[22].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[23] <= mac_0[23].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[24] <= mac_0[24].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[25] <= mac_0[25].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[26] <= mac_0[26].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[27] <= mac_0[27].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[28] <= mac_0[28].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[29] <= mac_0[29].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[30] <= mac_0[30].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[31] <= mac_0[31].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[32] <= mac_1[0].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[33] <= mac_1[1].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[34] <= mac_1[2].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[35] <= mac_1[3].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[36] <= mac_1[4].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[37] <= mac_1[5].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[38] <= mac_1[6].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[39] <= mac_1[7].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[40] <= mac_1[8].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[41] <= mac_1[9].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[42] <= mac_1[10].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[43] <= mac_1[11].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[44] <= mac_1[12].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[45] <= mac_1[13].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[46] <= mac_1[14].DB_MAX_OUTPUT_PORT_TYPE
mac_addr[47] <= mac_1[15].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[0] <= pause_quant_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[1] <= pause_quant_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[2] <= pause_quant_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[3] <= pause_quant_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[4] <= pause_quant_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[5] <= pause_quant_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[6] <= pause_quant_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[7] <= pause_quant_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[8] <= pause_quant_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[9] <= pause_quant_reg[9].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[10] <= pause_quant_reg[10].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[11] <= pause_quant_reg[11].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[12] <= pause_quant_reg[12].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[13] <= pause_quant_reg[13].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[14] <= pause_quant_reg[14].DB_MAX_OUTPUT_PORT_TYPE
pause_quant[15] <= pause_quant_reg[15].DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[0] <= holdoff_quant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[1] <= holdoff_quant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[2] <= holdoff_quant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[3] <= holdoff_quant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[4] <= holdoff_quant[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[5] <= holdoff_quant[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[6] <= holdoff_quant[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[7] <= holdoff_quant[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[8] <= holdoff_quant[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[9] <= holdoff_quant[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[10] <= holdoff_quant[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[11] <= holdoff_quant[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[12] <= holdoff_quant[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[13] <= holdoff_quant[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[14] <= holdoff_quant[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
holdoff_quant[15] <= holdoff_quant[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
promis_en <= command_config[4].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[0] <= frm_length[0].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[1] <= frm_length[1].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[2] <= frm_length[2].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[3] <= frm_length[3].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[4] <= frm_length[4].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[5] <= frm_length[5].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[6] <= frm_length[6].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[7] <= frm_length[7].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[8] <= frm_length[8].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[9] <= frm_length[9].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[10] <= frm_length[10].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[11] <= frm_length[11].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[12] <= frm_length[12].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[13] <= frm_length[13].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[14] <= frm_length[14].DB_MAX_OUTPUT_PORT_TYPE
frm_length_max[15] <= frm_length[15].DB_MAX_OUTPUT_PORT_TYPE
pause_fwd <= command_config[7].DB_MAX_OUTPUT_PORT_TYPE
pause_ignore <= command_config[8].DB_MAX_OUTPUT_PORT_TYPE
crc_fwd <= command_config[6].DB_MAX_OUTPUT_PORT_TYPE
pad_ena <= command_config[5].DB_MAX_OUTPUT_PORT_TYPE
ethernet_mode <= ethernet_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
eth_mode <= eth_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_tx <= enable_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_rx <= enable_rx~reg0.DB_MAX_OUTPUT_PORT_TYPE
hd_ena <= hd_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr_ins <= command_config[9].DB_MAX_OUTPUT_PORT_TYPE
sw_reset <= command_config[13].DB_MAX_OUTPUT_PORT_TYPE
tx_done => tx_done.IN1
mhash_sel <= command_config[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_frm_ena <= command_config[23].DB_MAX_OUTPUT_PORT_TYPE
no_lgth_check <= command_config[24].DB_MAX_OUTPUT_PORT_TYPE
ena_10 <= ena_10~reg0.DB_MAX_OUTPUT_PORT_TYPE
set_1000 => ethernet_mode.DATAA
set_10 => ena_10.DATAA
rx_err_frm_disc <= command_config[26].DB_MAX_OUTPUT_PORT_TYPE
disable_rd_timeout <= command_config[27].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[0] <= tx_ipg_len_reg[0].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[1] <= tx_ipg_len_reg[1].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[2] <= tx_ipg_len_reg[2].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[3] <= tx_ipg_len_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tx_ipg_len[4] <= tx_ipg_len_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_reset_done => sw_reset_int.IN3
magic_ena <= command_config[19].DB_MAX_OUTPUT_PORT_TYPE
magic_detect => magic_detect.IN1
sleep_ena <= sleep_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_sleepn => reg_sleepn.IN1
reg_wakeup <= command_config[21].DB_MAX_OUTPUT_PORT_TYPE
xoff_gen <= command_config[22].DB_MAX_OUTPUT_PORT_TYPE
xon_gen <= command_config[2].DB_MAX_OUTPUT_PORT_TYPE
tx_crc_fwd_out <= tx_command_status[17].DB_MAX_OUTPUT_PORT_TYPE
tx_shift16 <= tx_command_status[18].DB_MAX_OUTPUT_PORT_TYPE
rx_shift16 <= rx_command_status[25].DB_MAX_OUTPUT_PORT_TYPE
lut_wren <= <GND>
lut_wdata <= <GND>
lut_waddr[0] <= <GND>
lut_waddr[1] <= <GND>
lut_waddr[2] <= <GND>
lut_waddr[3] <= <GND>
lut_waddr[4] <= <GND>
lut_waddr[5] <= <GND>
mdio_data_in[0] => Selector31.IN61
mdio_data_in[1] => Selector30.IN58
mdio_data_in[2] => Selector29.IN58
mdio_data_in[3] => Selector28.IN58
mdio_data_in[4] => Selector27.IN58
mdio_data_in[5] => Selector26.IN59
mdio_data_in[6] => Selector25.IN59
mdio_data_in[7] => Selector24.IN59
mdio_data_in[8] => Selector23.IN59
mdio_data_in[9] => Selector22.IN69
mdio_data_in[10] => Selector21.IN67
mdio_data_in[11] => Selector20.IN67
mdio_data_in[12] => Selector19.IN69
mdio_data_in[13] => Selector18.IN67
mdio_data_in[14] => Selector17.IN67
mdio_data_in[15] => Selector16.IN67
mdio_data_out[0] <= mdio_data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[1] <= mdio_data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[2] <= mdio_data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[3] <= mdio_data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[4] <= mdio_data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[5] <= mdio_data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[6] <= mdio_data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[7] <= mdio_data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[8] <= mdio_data_out_reg[8].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[9] <= mdio_data_out_reg[9].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[10] <= mdio_data_out_reg[10].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[11] <= mdio_data_out_reg[11].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[12] <= mdio_data_out_reg[12].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[13] <= mdio_data_out_reg[13].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[14] <= mdio_data_out_reg[14].DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[15] <= mdio_data_out_reg[15].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[0] <= mdio_dev_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[1] <= mdio_dev_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[2] <= mdio_dev_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[3] <= mdio_dev_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
mdio_dev_addr[4] <= mdio_dev_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[0] <= mdio_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[1] <= mdio_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[2] <= mdio_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[3] <= mdio_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
mdio_addr[4] <= mdio_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
mdio_cs <= mdio_cs_reg.DB_MAX_OUTPUT_PORT_TYPE
mdio_rd <= mdio_rd_reg.DB_MAX_OUTPUT_PORT_TYPE
mdio_wr <= mdio_wr_reg.DB_MAX_OUTPUT_PORT_TYPE
mdio_busy => busy.DATAIN
rx_total_lgth[0] => rx_total_lgth[0].IN1
rx_total_lgth[1] => rx_total_lgth[1].IN1
rx_total_lgth[2] => rx_total_lgth[2].IN1
rx_total_lgth[3] => rx_total_lgth[3].IN1
rx_total_lgth[4] => rx_total_lgth[4].IN1
rx_total_lgth[5] => rx_total_lgth[5].IN1
rx_total_lgth[6] => rx_total_lgth[6].IN1
rx_total_lgth[7] => rx_total_lgth[7].IN1
rx_total_lgth[8] => rx_total_lgth[8].IN1
rx_total_lgth[9] => rx_total_lgth[9].IN1
rx_total_lgth[10] => rx_total_lgth[10].IN1
rx_total_lgth[11] => rx_total_lgth[11].IN1
rx_total_lgth[12] => rx_total_lgth[12].IN1
rx_total_lgth[13] => rx_total_lgth[13].IN1
rx_total_lgth[14] => rx_total_lgth[14].IN1
rx_total_lgth[15] => rx_total_lgth[15].IN1
rx_total_val => rx_total_val.IN1
rx_frm_stat_ena => rx_frm_stat_ena.IN1
rx_frm_stat_val => rx_frm_stat_val.IN1
rx_frm_err => rx_frm_err.IN1
rx_frm_crc_err => rx_frm_crc_err.IN1
rx_frm_length[0] => rx_frm_length[0].IN1
rx_frm_length[1] => rx_frm_length[1].IN1
rx_frm_length[2] => rx_frm_length[2].IN1
rx_frm_length[3] => rx_frm_length[3].IN1
rx_frm_length[4] => rx_frm_length[4].IN1
rx_frm_length[5] => rx_frm_length[5].IN1
rx_frm_length[6] => rx_frm_length[6].IN1
rx_frm_length[7] => rx_frm_length[7].IN1
rx_frm_length[8] => rx_frm_length[8].IN1
rx_frm_length[9] => rx_frm_length[9].IN1
rx_frm_length[10] => rx_frm_length[10].IN1
rx_frm_length[11] => rx_frm_length[11].IN1
rx_frm_length[12] => rx_frm_length[12].IN1
rx_frm_length[13] => rx_frm_length[13].IN1
rx_frm_length[14] => rx_frm_length[14].IN1
rx_frm_length[15] => rx_frm_length[15].IN1
rx_frm_vlan => rx_frm_vlan.IN1
rx_frm_stack_vlan => rx_frm_stack_vlan.IN1
rx_frm_unicast => rx_frm_unicast.IN1
rx_frm_broadcast => rx_frm_broadcast.IN1
rx_frm_mltcast => rx_frm_mltcast.IN1
tx_frm_stat_val => tx_frm_stat_val.IN1
tx_frm_err => tx_frm_err.IN1
tx_frm_length[0] => tx_frm_length[0].IN1
tx_frm_length[1] => tx_frm_length[1].IN1
tx_frm_length[2] => tx_frm_length[2].IN1
tx_frm_length[3] => tx_frm_length[3].IN1
tx_frm_length[4] => tx_frm_length[4].IN1
tx_frm_length[5] => tx_frm_length[5].IN1
tx_frm_length[6] => tx_frm_length[6].IN1
tx_frm_length[7] => tx_frm_length[7].IN1
tx_frm_length[8] => tx_frm_length[8].IN1
tx_frm_length[9] => tx_frm_length[9].IN1
tx_frm_length[10] => tx_frm_length[10].IN1
tx_frm_length[11] => tx_frm_length[11].IN1
tx_frm_length[12] => tx_frm_length[12].IN1
tx_frm_length[13] => tx_frm_length[13].IN1
tx_frm_length[14] => tx_frm_length[14].IN1
tx_frm_length[15] => tx_frm_length[15].IN1
tx_frm_unicast => tx_frm_unicast.IN1
tx_frm_broadcast => tx_frm_broadcast.IN1
tx_frm_mltcast => tx_frm_mltcast.IN1
pause_rcv => always44.IN0
pause_tx => pause_tx.IN1
frm_align_err => always43.IN0
frm_crc_err => always42.IN0
long_crc_err => always40.IN0
short_crc_err => always41.IN0
frm_discard => frm_discard.IN1
eccstatus_rx_stat_reg[0] <= altera_tse_rx_counter_cntl:U_RXCNT.eccstatus
eccstatus_rx_stat_reg[1] <= altera_tse_rx_counter_cntl:U_RXCNT.eccstatus
eccstatus_tx_stat_reg[0] <= altera_tse_tx_counter_cntl:U_TXCNT.eccstatus
eccstatus_tx_stat_reg[1] <= altera_tse_tx_counter_cntl:U_TXCNT.eccstatus
gmii_loopback <= command_config[15].DB_MAX_OUTPUT_PORT_TYPE
smac_0[0] <= <GND>
smac_0[1] <= <GND>
smac_0[2] <= <GND>
smac_0[3] <= <GND>
smac_0[4] <= <GND>
smac_0[5] <= <GND>
smac_0[6] <= <GND>
smac_0[7] <= <GND>
smac_0[8] <= <GND>
smac_0[9] <= <GND>
smac_0[10] <= <GND>
smac_0[11] <= <GND>
smac_0[12] <= <GND>
smac_0[13] <= <GND>
smac_0[14] <= <GND>
smac_0[15] <= <GND>
smac_0[16] <= <GND>
smac_0[17] <= <GND>
smac_0[18] <= <GND>
smac_0[19] <= <GND>
smac_0[20] <= <GND>
smac_0[21] <= <GND>
smac_0[22] <= <GND>
smac_0[23] <= <GND>
smac_0[24] <= <GND>
smac_0[25] <= <GND>
smac_0[26] <= <GND>
smac_0[27] <= <GND>
smac_0[28] <= <GND>
smac_0[29] <= <GND>
smac_0[30] <= <GND>
smac_0[31] <= <GND>
smac_0[32] <= <GND>
smac_0[33] <= <GND>
smac_0[34] <= <GND>
smac_0[35] <= <GND>
smac_0[36] <= <GND>
smac_0[37] <= <GND>
smac_0[38] <= <GND>
smac_0[39] <= <GND>
smac_0[40] <= <GND>
smac_0[41] <= <GND>
smac_0[42] <= <GND>
smac_0[43] <= <GND>
smac_0[44] <= <GND>
smac_0[45] <= <GND>
smac_0[46] <= <GND>
smac_0[47] <= <GND>
smac_1[0] <= <GND>
smac_1[1] <= <GND>
smac_1[2] <= <GND>
smac_1[3] <= <GND>
smac_1[4] <= <GND>
smac_1[5] <= <GND>
smac_1[6] <= <GND>
smac_1[7] <= <GND>
smac_1[8] <= <GND>
smac_1[9] <= <GND>
smac_1[10] <= <GND>
smac_1[11] <= <GND>
smac_1[12] <= <GND>
smac_1[13] <= <GND>
smac_1[14] <= <GND>
smac_1[15] <= <GND>
smac_1[16] <= <GND>
smac_1[17] <= <GND>
smac_1[18] <= <GND>
smac_1[19] <= <GND>
smac_1[20] <= <GND>
smac_1[21] <= <GND>
smac_1[22] <= <GND>
smac_1[23] <= <GND>
smac_1[24] <= <GND>
smac_1[25] <= <GND>
smac_1[26] <= <GND>
smac_1[27] <= <GND>
smac_1[28] <= <GND>
smac_1[29] <= <GND>
smac_1[30] <= <GND>
smac_1[31] <= <GND>
smac_1[32] <= <GND>
smac_1[33] <= <GND>
smac_1[34] <= <GND>
smac_1[35] <= <GND>
smac_1[36] <= <GND>
smac_1[37] <= <GND>
smac_1[38] <= <GND>
smac_1[39] <= <GND>
smac_1[40] <= <GND>
smac_1[41] <= <GND>
smac_1[42] <= <GND>
smac_1[43] <= <GND>
smac_1[44] <= <GND>
smac_1[45] <= <GND>
smac_1[46] <= <GND>
smac_1[47] <= <GND>
smac_2[0] <= <GND>
smac_2[1] <= <GND>
smac_2[2] <= <GND>
smac_2[3] <= <GND>
smac_2[4] <= <GND>
smac_2[5] <= <GND>
smac_2[6] <= <GND>
smac_2[7] <= <GND>
smac_2[8] <= <GND>
smac_2[9] <= <GND>
smac_2[10] <= <GND>
smac_2[11] <= <GND>
smac_2[12] <= <GND>
smac_2[13] <= <GND>
smac_2[14] <= <GND>
smac_2[15] <= <GND>
smac_2[16] <= <GND>
smac_2[17] <= <GND>
smac_2[18] <= <GND>
smac_2[19] <= <GND>
smac_2[20] <= <GND>
smac_2[21] <= <GND>
smac_2[22] <= <GND>
smac_2[23] <= <GND>
smac_2[24] <= <GND>
smac_2[25] <= <GND>
smac_2[26] <= <GND>
smac_2[27] <= <GND>
smac_2[28] <= <GND>
smac_2[29] <= <GND>
smac_2[30] <= <GND>
smac_2[31] <= <GND>
smac_2[32] <= <GND>
smac_2[33] <= <GND>
smac_2[34] <= <GND>
smac_2[35] <= <GND>
smac_2[36] <= <GND>
smac_2[37] <= <GND>
smac_2[38] <= <GND>
smac_2[39] <= <GND>
smac_2[40] <= <GND>
smac_2[41] <= <GND>
smac_2[42] <= <GND>
smac_2[43] <= <GND>
smac_2[44] <= <GND>
smac_2[45] <= <GND>
smac_2[46] <= <GND>
smac_2[47] <= <GND>
smac_3[0] <= <GND>
smac_3[1] <= <GND>
smac_3[2] <= <GND>
smac_3[3] <= <GND>
smac_3[4] <= <GND>
smac_3[5] <= <GND>
smac_3[6] <= <GND>
smac_3[7] <= <GND>
smac_3[8] <= <GND>
smac_3[9] <= <GND>
smac_3[10] <= <GND>
smac_3[11] <= <GND>
smac_3[12] <= <GND>
smac_3[13] <= <GND>
smac_3[14] <= <GND>
smac_3[15] <= <GND>
smac_3[16] <= <GND>
smac_3[17] <= <GND>
smac_3[18] <= <GND>
smac_3[19] <= <GND>
smac_3[20] <= <GND>
smac_3[21] <= <GND>
smac_3[22] <= <GND>
smac_3[23] <= <GND>
smac_3[24] <= <GND>
smac_3[25] <= <GND>
smac_3[26] <= <GND>
smac_3[27] <= <GND>
smac_3[28] <= <GND>
smac_3[29] <= <GND>
smac_3[30] <= <GND>
smac_3[31] <= <GND>
smac_3[32] <= <GND>
smac_3[33] <= <GND>
smac_3[34] <= <GND>
smac_3[35] <= <GND>
smac_3[36] <= <GND>
smac_3[37] <= <GND>
smac_3[38] <= <GND>
smac_3[39] <= <GND>
smac_3[40] <= <GND>
smac_3[41] <= <GND>
smac_3[42] <= <GND>
smac_3[43] <= <GND>
smac_3[44] <= <GND>
smac_3[45] <= <GND>
smac_3[46] <= <GND>
smac_3[47] <= <GND>
tx_addr_sel[0] <= command_config[16].DB_MAX_OUTPUT_PORT_TYPE
tx_addr_sel[1] <= command_config[17].DB_MAX_OUTPUT_PORT_TYPE
tx_addr_sel[2] <= command_config[18].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_13
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_14
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_14|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => in_data_buffer[16].ACLR
in_reset => in_data_buffer[17].ACLR
in_reset => in_data_buffer[18].ACLR
in_reset => in_data_buffer[19].ACLR
in_reset => in_data_buffer[20].ACLR
in_reset => in_data_buffer[21].ACLR
in_reset => in_data_buffer[22].ACLR
in_reset => in_data_buffer[23].ACLR
in_reset => in_data_buffer[24].ACLR
in_reset => in_data_buffer[25].ACLR
in_reset => in_data_buffer[26].ACLR
in_reset => in_data_buffer[27].ACLR
in_reset => in_data_buffer[28].ACLR
in_reset => in_data_buffer[29].ACLR
in_reset => in_data_buffer[30].ACLR
in_reset => in_data_buffer[31].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
in_data[16] => in_data_buffer[16].DATAIN
in_data[17] => in_data_buffer[17].DATAIN
in_data[18] => in_data_buffer[18].DATAIN
in_data[19] => in_data_buffer[19].DATAIN
in_data[20] => in_data_buffer[20].DATAIN
in_data[21] => in_data_buffer[21].DATAIN
in_data[22] => in_data_buffer[22].DATAIN
in_data[23] => in_data_buffer[23].DATAIN
in_data[24] => in_data_buffer[24].DATAIN
in_data[25] => in_data_buffer[25].DATAIN
in_data[26] => in_data_buffer[26].DATAIN
in_data[27] => in_data_buffer[27].DATAIN
in_data[28] => in_data_buffer[28].DATAIN
in_data[29] => in_data_buffer[29].DATAIN
in_data[30] => in_data_buffer[30].DATAIN
in_data[31] => in_data_buffer[31].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_buffer[16].ACLR
out_reset => out_data_buffer[17].ACLR
out_reset => out_data_buffer[18].ACLR
out_reset => out_data_buffer[19].ACLR
out_reset => out_data_buffer[20].ACLR
out_reset => out_data_buffer[21].ACLR
out_reset => out_data_buffer[22].ACLR
out_reset => out_data_buffer[23].ACLR
out_reset => out_data_buffer[24].ACLR
out_reset => out_data_buffer[25].ACLR
out_reset => out_data_buffer[26].ACLR
out_reset => out_data_buffer[27].ACLR
out_reset => out_data_buffer[28].ACLR
out_reset => out_data_buffer[29].ACLR
out_reset => out_data_buffer[30].ACLR
out_reset => out_data_buffer[31].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data_buffer[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data_buffer[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data_buffer[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data_buffer[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data_buffer[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data_buffer[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data_buffer[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data_buffer[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data_buffer[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data_buffer[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data_buffer[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data_buffer[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data_buffer[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data_buffer[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data_buffer[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data_buffer[31].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT
reset => reset.IN1
reset_reg_clk => reset_reg_clk.IN1
clk => clk.IN4
reg_clk => reg_clk.IN1
sw_reset => nextstate.OUTPUTSELECT
sw_reset => nextstate.OUTPUTSELECT
sw_reset => Selector2.IN3
sw_reset => Selector3.IN3
sw_reset => Selector0.IN4
sw_reset_reg_clk => ~NO_FANOUT~
sw_reset_done <= sw_reset_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_frm_stat_ena => nextstate.OUTPUTSELECT
rx_frm_stat_ena => nextstate.OUTPUTSELECT
rx_frm_stat_ena => nextstate.OUTPUTSELECT
rx_frm_stat_ena => reg_cnt.DATAB
rx_frm_stat_val => nextstate.DATAA
rx_frm_stat_val => nextstate.DATAA
rx_frm_stat_val => frm_err_reg.ENA
rx_frm_stat_val => frm_crc_err_reg.ENA
rx_frm_stat_val => frm_length_reg[15].ENA
rx_frm_stat_val => frm_length_reg[14].ENA
rx_frm_stat_val => frm_length_reg[13].ENA
rx_frm_stat_val => frm_length_reg[12].ENA
rx_frm_stat_val => frm_length_reg[11].ENA
rx_frm_stat_val => frm_length_reg[10].ENA
rx_frm_stat_val => frm_length_reg[9].ENA
rx_frm_stat_val => frm_length_reg[8].ENA
rx_frm_stat_val => frm_length_reg[7].ENA
rx_frm_stat_val => frm_length_reg[6].ENA
rx_frm_stat_val => frm_length_reg[5].ENA
rx_frm_stat_val => frm_length_reg[4].ENA
rx_frm_stat_val => frm_length_reg[3].ENA
rx_frm_stat_val => frm_length_reg[2].ENA
rx_frm_stat_val => frm_length_reg[1].ENA
rx_frm_stat_val => frm_length_reg[0].ENA
rx_frm_stat_val => frm_length_payld[15].ENA
rx_frm_stat_val => frm_length_payld[14].ENA
rx_frm_stat_val => frm_length_payld[13].ENA
rx_frm_stat_val => frm_length_payld[12].ENA
rx_frm_stat_val => frm_length_payld[11].ENA
rx_frm_stat_val => frm_length_payld[10].ENA
rx_frm_stat_val => frm_length_payld[9].ENA
rx_frm_stat_val => frm_length_payld[8].ENA
rx_frm_stat_val => frm_length_payld[7].ENA
rx_frm_stat_val => frm_length_payld[6].ENA
rx_frm_stat_val => frm_length_payld[5].ENA
rx_frm_stat_val => frm_length_payld[4].ENA
rx_frm_stat_val => frm_length_payld[3].ENA
rx_frm_stat_val => frm_length_payld[2].ENA
rx_frm_stat_val => frm_length_payld[1].ENA
rx_frm_stat_val => frm_length_payld[0].ENA
rx_frm_stat_val => frm_unicast_reg.ENA
rx_frm_stat_val => frm_broadcast_reg.ENA
rx_frm_stat_val => frm_mltcast_reg.ENA
rx_frm_err => frm_err_reg.DATAIN
rx_frm_crc_err => frm_crc_err_reg.DATAIN
rx_frm_length[0] => frm_length_reg[0].DATAIN
rx_frm_length[0] => frm_length_payld[0].DATAIN
rx_frm_length[1] => frm_length_reg[1].DATAIN
rx_frm_length[1] => frm_length_payld[1].DATAIN
rx_frm_length[2] => Add4.IN28
rx_frm_length[2] => frm_length_payld.DATAA
rx_frm_length[2] => frm_length_payld.DATAB
rx_frm_length[2] => frm_length_reg[2].DATAIN
rx_frm_length[3] => Add3.IN26
rx_frm_length[3] => Add4.IN27
rx_frm_length[3] => frm_length_payld.DATAA
rx_frm_length[3] => frm_length_reg[3].DATAIN
rx_frm_length[4] => Add3.IN25
rx_frm_length[4] => Add4.IN26
rx_frm_length[4] => frm_length_payld.DATAA
rx_frm_length[4] => frm_length_reg[4].DATAIN
rx_frm_length[5] => Add3.IN24
rx_frm_length[5] => Add4.IN25
rx_frm_length[5] => frm_length_payld.DATAA
rx_frm_length[5] => frm_length_reg[5].DATAIN
rx_frm_length[6] => Add3.IN23
rx_frm_length[6] => Add4.IN24
rx_frm_length[6] => frm_length_payld.DATAA
rx_frm_length[6] => frm_length_reg[6].DATAIN
rx_frm_length[7] => Add3.IN22
rx_frm_length[7] => Add4.IN23
rx_frm_length[7] => frm_length_payld.DATAA
rx_frm_length[7] => frm_length_reg[7].DATAIN
rx_frm_length[8] => Add3.IN21
rx_frm_length[8] => Add4.IN22
rx_frm_length[8] => frm_length_payld.DATAA
rx_frm_length[8] => frm_length_reg[8].DATAIN
rx_frm_length[9] => Add3.IN20
rx_frm_length[9] => Add4.IN21
rx_frm_length[9] => frm_length_payld.DATAA
rx_frm_length[9] => frm_length_reg[9].DATAIN
rx_frm_length[10] => Add3.IN19
rx_frm_length[10] => Add4.IN20
rx_frm_length[10] => frm_length_payld.DATAA
rx_frm_length[10] => frm_length_reg[10].DATAIN
rx_frm_length[11] => Add3.IN18
rx_frm_length[11] => Add4.IN19
rx_frm_length[11] => frm_length_payld.DATAA
rx_frm_length[11] => frm_length_reg[11].DATAIN
rx_frm_length[12] => Add3.IN17
rx_frm_length[12] => Add4.IN18
rx_frm_length[12] => frm_length_payld.DATAA
rx_frm_length[12] => frm_length_reg[12].DATAIN
rx_frm_length[13] => Add3.IN16
rx_frm_length[13] => Add4.IN17
rx_frm_length[13] => frm_length_payld.DATAA
rx_frm_length[13] => frm_length_reg[13].DATAIN
rx_frm_length[14] => Add3.IN15
rx_frm_length[14] => Add4.IN16
rx_frm_length[14] => frm_length_payld.DATAA
rx_frm_length[14] => frm_length_reg[14].DATAIN
rx_frm_length[15] => Add3.IN14
rx_frm_length[15] => Add4.IN15
rx_frm_length[15] => frm_length_payld.DATAA
rx_frm_length[15] => frm_length_reg[15].DATAIN
rx_frm_unicast => frm_unicast_reg.DATAIN
rx_frm_broadcast => frm_broadcast_reg.DATAIN
rx_frm_mltcast => frm_mltcast_reg.DATAIN
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_vlan => always4.IN0
rx_frm_vlan => always4.IN0
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => frm_length_payld.OUTPUTSELECT
rx_frm_stack_vlan => always4.IN1
rx_frm_stack_vlan => always4.IN1
rx_frm_stack_vlan => always4.IN1
rx_frm_discard => always1.IN1
rx_frm_discard => discard_int.OUTPUTSELECT
frm_length_max[0] => frm_length_max[0].IN1
frm_length_max[1] => frm_length_max[1].IN1
frm_length_max[2] => frm_length_max[2].IN1
frm_length_max[3] => frm_length_max[3].IN1
frm_length_max[4] => frm_length_max[4].IN1
frm_length_max[5] => frm_length_max[5].IN1
frm_length_max[6] => frm_length_max[6].IN1
frm_length_max[7] => frm_length_max[7].IN1
frm_length_max[8] => frm_length_max[8].IN1
frm_length_max[9] => frm_length_max[9].IN1
frm_length_max[10] => frm_length_max[10].IN1
frm_length_max[11] => frm_length_max[11].IN1
frm_length_max[12] => frm_length_max[12].IN1
frm_length_max[13] => frm_length_max[13].IN1
frm_length_max[14] => frm_length_max[14].IN1
frm_length_max[15] => frm_length_max[15].IN1
host_addr[0] => Decoder1.IN7
host_addr[1] => Decoder1.IN6
host_addr[2] => Decoder1.IN5
host_addr[3] => Decoder1.IN4
host_addr[4] => Decoder1.IN3
host_addr[5] => Decoder1.IN2
host_addr[6] => Decoder1.IN1
host_addr[7] => Decoder1.IN0
host_data[0] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[1] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[2] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[3] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[4] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[5] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[6] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[7] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[8] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[9] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[10] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[11] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[12] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[13] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[14] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[15] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[16] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[17] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[18] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[19] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[20] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[21] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[22] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[23] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[24] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[25] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[26] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[27] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[28] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[29] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[30] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
host_data[31] <= altera_tse_dpram_16x32:CNT_ARRAY_2.q
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
msb_aOctetsReceivedOK[0] <= <GND>
msb_aOctetsReceivedOK[1] <= <GND>
msb_aOctetsReceivedOK[2] <= <GND>
msb_aOctetsReceivedOK[3] <= <GND>
msb_aOctetsReceivedOK[4] <= <GND>
msb_aOctetsReceivedOK[5] <= <GND>
msb_aOctetsReceivedOK[6] <= <GND>
msb_aOctetsReceivedOK[7] <= <GND>
msb_aOctetsReceivedOK[8] <= <GND>
msb_aOctetsReceivedOK[9] <= <GND>
msb_aOctetsReceivedOK[10] <= <GND>
msb_aOctetsReceivedOK[11] <= <GND>
msb_aOctetsReceivedOK[12] <= <GND>
msb_aOctetsReceivedOK[13] <= <GND>
msb_aOctetsReceivedOK[14] <= <GND>
msb_aOctetsReceivedOK[15] <= <GND>
msb_aOctetsReceivedOK[16] <= <GND>
msb_aOctetsReceivedOK[17] <= <GND>
msb_aOctetsReceivedOK[18] <= <GND>
msb_aOctetsReceivedOK[19] <= <GND>
msb_aOctetsReceivedOK[20] <= <GND>
msb_aOctetsReceivedOK[21] <= <GND>
msb_aOctetsReceivedOK[22] <= <GND>
msb_aOctetsReceivedOK[23] <= <GND>
msb_aOctetsReceivedOK[24] <= <GND>
msb_aOctetsReceivedOK[25] <= <GND>
msb_aOctetsReceivedOK[26] <= <GND>
msb_aOctetsReceivedOK[27] <= <GND>
msb_aOctetsReceivedOK[28] <= <GND>
msb_aOctetsReceivedOK[29] <= <GND>
msb_aOctetsReceivedOK[30] <= <GND>
msb_aOctetsReceivedOK[31] <= <GND>
msb_aOctetsReceivedOK[32] <= <GND>
msb_aOctetsReceivedOK[33] <= <GND>
msb_aOctetsReceivedOK[34] <= <GND>
msb_aOctetsReceivedOK[35] <= <GND>
msb_aOctetsReceivedOK[36] <= <GND>
msb_aOctetsReceivedOK[37] <= <GND>
msb_aOctetsReceivedOK[38] <= <GND>
msb_aOctetsReceivedOK[39] <= <GND>
msb_aOctetsReceivedOK[40] <= <GND>
msb_aOctetsReceivedOK[41] <= <GND>
msb_aOctetsReceivedOK[42] <= <GND>
msb_aOctetsReceivedOK[43] <= <GND>
msb_aOctetsReceivedOK[44] <= <GND>
msb_aOctetsReceivedOK[45] <= <GND>
msb_aOctetsReceivedOK[46] <= <GND>
msb_aOctetsReceivedOK[47] <= <GND>
msb_aOctetsReceivedOK[48] <= <GND>
msb_aOctetsReceivedOK[49] <= <GND>
msb_aOctetsReceivedOK[50] <= <GND>
msb_aOctetsReceivedOK[51] <= <GND>
msb_aOctetsReceivedOK[52] <= <GND>
msb_aOctetsReceivedOK[53] <= <GND>
msb_aOctetsReceivedOK[54] <= <GND>
msb_aOctetsReceivedOK[55] <= <GND>
msb_aOctetsReceivedOK[56] <= <GND>
msb_aOctetsReceivedOK[57] <= <GND>
msb_aOctetsReceivedOK[58] <= <GND>
msb_aOctetsReceivedOK[59] <= <GND>
msb_aOctetsReceivedOK[60] <= <GND>
msb_aOctetsReceivedOK[61] <= <GND>
msb_aOctetsReceivedOK[62] <= <GND>
msb_aOctetsReceivedOK[63] <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN16
reset_n => reset_n.IN16
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout
dout[9] <= altera_eth_tse_std_synchronizer:sync[9].u.dout
dout[10] <= altera_eth_tse_std_synchronizer:sync[10].u.dout
dout[11] <= altera_eth_tse_std_synchronizer:sync[11].u.dout
dout[12] <= altera_eth_tse_std_synchronizer:sync[12].u.dout
dout[13] <= altera_eth_tse_std_synchronizer:sync[13].u.dout
dout[14] <= altera_eth_tse_std_synchronizer:sync[14].u.dout
dout[15] <= altera_eth_tse_std_synchronizer:sync[15].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component
wren_a => altsyncram_a5l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a5l1:auto_generated.data_a[0]
data_a[1] => altsyncram_a5l1:auto_generated.data_a[1]
data_a[2] => altsyncram_a5l1:auto_generated.data_a[2]
data_a[3] => altsyncram_a5l1:auto_generated.data_a[3]
data_a[4] => altsyncram_a5l1:auto_generated.data_a[4]
data_a[5] => altsyncram_a5l1:auto_generated.data_a[5]
data_a[6] => altsyncram_a5l1:auto_generated.data_a[6]
data_a[7] => altsyncram_a5l1:auto_generated.data_a[7]
data_a[8] => altsyncram_a5l1:auto_generated.data_a[8]
data_a[9] => altsyncram_a5l1:auto_generated.data_a[9]
data_a[10] => altsyncram_a5l1:auto_generated.data_a[10]
data_a[11] => altsyncram_a5l1:auto_generated.data_a[11]
data_a[12] => altsyncram_a5l1:auto_generated.data_a[12]
data_a[13] => altsyncram_a5l1:auto_generated.data_a[13]
data_a[14] => altsyncram_a5l1:auto_generated.data_a[14]
data_a[15] => altsyncram_a5l1:auto_generated.data_a[15]
data_a[16] => altsyncram_a5l1:auto_generated.data_a[16]
data_a[17] => altsyncram_a5l1:auto_generated.data_a[17]
data_a[18] => altsyncram_a5l1:auto_generated.data_a[18]
data_a[19] => altsyncram_a5l1:auto_generated.data_a[19]
data_a[20] => altsyncram_a5l1:auto_generated.data_a[20]
data_a[21] => altsyncram_a5l1:auto_generated.data_a[21]
data_a[22] => altsyncram_a5l1:auto_generated.data_a[22]
data_a[23] => altsyncram_a5l1:auto_generated.data_a[23]
data_a[24] => altsyncram_a5l1:auto_generated.data_a[24]
data_a[25] => altsyncram_a5l1:auto_generated.data_a[25]
data_a[26] => altsyncram_a5l1:auto_generated.data_a[26]
data_a[27] => altsyncram_a5l1:auto_generated.data_a[27]
data_a[28] => altsyncram_a5l1:auto_generated.data_a[28]
data_a[29] => altsyncram_a5l1:auto_generated.data_a[29]
data_a[30] => altsyncram_a5l1:auto_generated.data_a[30]
data_a[31] => altsyncram_a5l1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_a5l1:auto_generated.address_a[0]
address_a[1] => altsyncram_a5l1:auto_generated.address_a[1]
address_a[2] => altsyncram_a5l1:auto_generated.address_a[2]
address_a[3] => altsyncram_a5l1:auto_generated.address_a[3]
address_b[0] => altsyncram_a5l1:auto_generated.address_b[0]
address_b[1] => altsyncram_a5l1:auto_generated.address_b[1]
address_b[2] => altsyncram_a5l1:auto_generated.address_b[2]
address_b[3] => altsyncram_a5l1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a5l1:auto_generated.clock0
clock1 => altsyncram_a5l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_a5l1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_a5l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_a5l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_a5l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_a5l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_a5l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_a5l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_a5l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_a5l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_a5l1:auto_generated.q_b[8]
q_b[9] <= altsyncram_a5l1:auto_generated.q_b[9]
q_b[10] <= altsyncram_a5l1:auto_generated.q_b[10]
q_b[11] <= altsyncram_a5l1:auto_generated.q_b[11]
q_b[12] <= altsyncram_a5l1:auto_generated.q_b[12]
q_b[13] <= altsyncram_a5l1:auto_generated.q_b[13]
q_b[14] <= altsyncram_a5l1:auto_generated.q_b[14]
q_b[15] <= altsyncram_a5l1:auto_generated.q_b[15]
q_b[16] <= altsyncram_a5l1:auto_generated.q_b[16]
q_b[17] <= altsyncram_a5l1:auto_generated.q_b[17]
q_b[18] <= altsyncram_a5l1:auto_generated.q_b[18]
q_b[19] <= altsyncram_a5l1:auto_generated.q_b[19]
q_b[20] <= altsyncram_a5l1:auto_generated.q_b[20]
q_b[21] <= altsyncram_a5l1:auto_generated.q_b[21]
q_b[22] <= altsyncram_a5l1:auto_generated.q_b[22]
q_b[23] <= altsyncram_a5l1:auto_generated.q_b[23]
q_b[24] <= altsyncram_a5l1:auto_generated.q_b[24]
q_b[25] <= altsyncram_a5l1:auto_generated.q_b[25]
q_b[26] <= altsyncram_a5l1:auto_generated.q_b[26]
q_b[27] <= altsyncram_a5l1:auto_generated.q_b[27]
q_b[28] <= altsyncram_a5l1:auto_generated.q_b[28]
q_b[29] <= altsyncram_a5l1:auto_generated.q_b[29]
q_b[30] <= altsyncram_a5l1:auto_generated.q_b[30]
q_b[31] <= altsyncram_a5l1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_a5l1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component
wren_a => altsyncram_a5l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a5l1:auto_generated.data_a[0]
data_a[1] => altsyncram_a5l1:auto_generated.data_a[1]
data_a[2] => altsyncram_a5l1:auto_generated.data_a[2]
data_a[3] => altsyncram_a5l1:auto_generated.data_a[3]
data_a[4] => altsyncram_a5l1:auto_generated.data_a[4]
data_a[5] => altsyncram_a5l1:auto_generated.data_a[5]
data_a[6] => altsyncram_a5l1:auto_generated.data_a[6]
data_a[7] => altsyncram_a5l1:auto_generated.data_a[7]
data_a[8] => altsyncram_a5l1:auto_generated.data_a[8]
data_a[9] => altsyncram_a5l1:auto_generated.data_a[9]
data_a[10] => altsyncram_a5l1:auto_generated.data_a[10]
data_a[11] => altsyncram_a5l1:auto_generated.data_a[11]
data_a[12] => altsyncram_a5l1:auto_generated.data_a[12]
data_a[13] => altsyncram_a5l1:auto_generated.data_a[13]
data_a[14] => altsyncram_a5l1:auto_generated.data_a[14]
data_a[15] => altsyncram_a5l1:auto_generated.data_a[15]
data_a[16] => altsyncram_a5l1:auto_generated.data_a[16]
data_a[17] => altsyncram_a5l1:auto_generated.data_a[17]
data_a[18] => altsyncram_a5l1:auto_generated.data_a[18]
data_a[19] => altsyncram_a5l1:auto_generated.data_a[19]
data_a[20] => altsyncram_a5l1:auto_generated.data_a[20]
data_a[21] => altsyncram_a5l1:auto_generated.data_a[21]
data_a[22] => altsyncram_a5l1:auto_generated.data_a[22]
data_a[23] => altsyncram_a5l1:auto_generated.data_a[23]
data_a[24] => altsyncram_a5l1:auto_generated.data_a[24]
data_a[25] => altsyncram_a5l1:auto_generated.data_a[25]
data_a[26] => altsyncram_a5l1:auto_generated.data_a[26]
data_a[27] => altsyncram_a5l1:auto_generated.data_a[27]
data_a[28] => altsyncram_a5l1:auto_generated.data_a[28]
data_a[29] => altsyncram_a5l1:auto_generated.data_a[29]
data_a[30] => altsyncram_a5l1:auto_generated.data_a[30]
data_a[31] => altsyncram_a5l1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_a5l1:auto_generated.address_a[0]
address_a[1] => altsyncram_a5l1:auto_generated.address_a[1]
address_a[2] => altsyncram_a5l1:auto_generated.address_a[2]
address_a[3] => altsyncram_a5l1:auto_generated.address_a[3]
address_b[0] => altsyncram_a5l1:auto_generated.address_b[0]
address_b[1] => altsyncram_a5l1:auto_generated.address_b[1]
address_b[2] => altsyncram_a5l1:auto_generated.address_b[2]
address_b[3] => altsyncram_a5l1:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a5l1:auto_generated.clock0
clock1 => altsyncram_a5l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_a5l1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_a5l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_a5l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_a5l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_a5l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_a5l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_a5l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_a5l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_a5l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_a5l1:auto_generated.q_b[8]
q_b[9] <= altsyncram_a5l1:auto_generated.q_b[9]
q_b[10] <= altsyncram_a5l1:auto_generated.q_b[10]
q_b[11] <= altsyncram_a5l1:auto_generated.q_b[11]
q_b[12] <= altsyncram_a5l1:auto_generated.q_b[12]
q_b[13] <= altsyncram_a5l1:auto_generated.q_b[13]
q_b[14] <= altsyncram_a5l1:auto_generated.q_b[14]
q_b[15] <= altsyncram_a5l1:auto_generated.q_b[15]
q_b[16] <= altsyncram_a5l1:auto_generated.q_b[16]
q_b[17] <= altsyncram_a5l1:auto_generated.q_b[17]
q_b[18] <= altsyncram_a5l1:auto_generated.q_b[18]
q_b[19] <= altsyncram_a5l1:auto_generated.q_b[19]
q_b[20] <= altsyncram_a5l1:auto_generated.q_b[20]
q_b[21] <= altsyncram_a5l1:auto_generated.q_b[21]
q_b[22] <= altsyncram_a5l1:auto_generated.q_b[22]
q_b[23] <= altsyncram_a5l1:auto_generated.q_b[23]
q_b[24] <= altsyncram_a5l1:auto_generated.q_b[24]
q_b[25] <= altsyncram_a5l1:auto_generated.q_b[25]
q_b[26] <= altsyncram_a5l1:auto_generated.q_b[26]
q_b[27] <= altsyncram_a5l1:auto_generated.q_b[27]
q_b[28] <= altsyncram_a5l1:auto_generated.q_b[28]
q_b[29] <= altsyncram_a5l1:auto_generated.q_b[29]
q_b[30] <= altsyncram_a5l1:auto_generated.q_b[30]
q_b[31] <= altsyncram_a5l1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_a5l1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT
reset => reset.IN1
reset_reg_clk => reset_reg_clk.IN1
tx_clk => tx_clk.IN3
reg_clk => reg_clk.IN1
sw_reset => nextstate.OUTPUTSELECT
sw_reset => nextstate.OUTPUTSELECT
sw_reset => Selector2.IN3
sw_reset => Selector3.IN3
sw_reset => Selector0.IN3
sw_reset_reg_clk => ~NO_FANOUT~
sw_reset_done <= sw_reset_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_frm_stat_val => nextstate.DATAA
tx_frm_stat_val => nextstate.DATAA
tx_frm_stat_val => frm_err_reg.ENA
tx_frm_stat_val => frm_length_reg[15].ENA
tx_frm_stat_val => frm_length_reg[14].ENA
tx_frm_stat_val => frm_length_reg[13].ENA
tx_frm_stat_val => frm_length_reg[12].ENA
tx_frm_stat_val => frm_length_reg[11].ENA
tx_frm_stat_val => frm_length_reg[10].ENA
tx_frm_stat_val => frm_length_reg[9].ENA
tx_frm_stat_val => frm_length_reg[8].ENA
tx_frm_stat_val => frm_length_reg[7].ENA
tx_frm_stat_val => frm_length_reg[6].ENA
tx_frm_stat_val => frm_length_reg[5].ENA
tx_frm_stat_val => frm_length_reg[4].ENA
tx_frm_stat_val => frm_length_reg[3].ENA
tx_frm_stat_val => frm_length_reg[2].ENA
tx_frm_stat_val => frm_length_reg[1].ENA
tx_frm_stat_val => frm_length_reg[0].ENA
tx_frm_stat_val => frm_unicast_reg.ENA
tx_frm_stat_val => frm_broadcast_reg.ENA
tx_frm_stat_val => frm_mltcast_reg.ENA
tx_frm_err => frm_err_reg.DATAIN
tx_frm_length[0] => frm_length_reg[0].DATAIN
tx_frm_length[1] => frm_length_reg[1].DATAIN
tx_frm_length[2] => frm_length_reg[2].DATAIN
tx_frm_length[3] => frm_length_reg[3].DATAIN
tx_frm_length[4] => frm_length_reg[4].DATAIN
tx_frm_length[5] => frm_length_reg[5].DATAIN
tx_frm_length[6] => frm_length_reg[6].DATAIN
tx_frm_length[7] => frm_length_reg[7].DATAIN
tx_frm_length[8] => frm_length_reg[8].DATAIN
tx_frm_length[9] => frm_length_reg[9].DATAIN
tx_frm_length[10] => frm_length_reg[10].DATAIN
tx_frm_length[11] => frm_length_reg[11].DATAIN
tx_frm_length[12] => frm_length_reg[12].DATAIN
tx_frm_length[13] => frm_length_reg[13].DATAIN
tx_frm_length[14] => frm_length_reg[14].DATAIN
tx_frm_length[15] => frm_length_reg[15].DATAIN
tx_frm_unicast => frm_unicast_reg.DATAIN
tx_frm_broadcast => frm_broadcast_reg.DATAIN
tx_frm_mltcast => frm_mltcast_reg.DATAIN
tx_frm_pause => frm_pause_reg.OUTPUTSELECT
host_addr[0] => Equal9.IN31
host_addr[0] => Equal10.IN31
host_addr[0] => Equal11.IN2
host_addr[0] => Equal12.IN31
host_addr[0] => Equal13.IN2
host_addr[0] => Equal14.IN31
host_addr[1] => Equal9.IN3
host_addr[1] => Equal10.IN30
host_addr[1] => Equal11.IN31
host_addr[1] => Equal12.IN2
host_addr[1] => Equal13.IN1
host_addr[1] => Equal14.IN2
host_addr[2] => Equal9.IN2
host_addr[2] => Equal10.IN29
host_addr[2] => Equal11.IN30
host_addr[2] => Equal12.IN30
host_addr[2] => Equal13.IN31
host_addr[2] => Equal14.IN30
host_addr[3] => Equal9.IN1
host_addr[3] => Equal10.IN1
host_addr[3] => Equal11.IN1
host_addr[3] => Equal12.IN1
host_addr[3] => Equal13.IN30
host_addr[3] => Equal14.IN1
host_addr[4] => Equal9.IN0
host_addr[4] => Equal10.IN28
host_addr[4] => Equal11.IN29
host_addr[4] => Equal12.IN29
host_addr[4] => Equal13.IN29
host_addr[4] => Equal14.IN0
host_addr[5] => Equal9.IN30
host_addr[5] => Equal10.IN0
host_addr[5] => Equal11.IN0
host_addr[5] => Equal12.IN0
host_addr[5] => Equal13.IN0
host_addr[5] => Equal14.IN29
host_addr[6] => Equal9.IN29
host_addr[6] => Equal10.IN27
host_addr[6] => Equal11.IN28
host_addr[6] => Equal12.IN28
host_addr[6] => Equal13.IN28
host_addr[6] => Equal14.IN28
host_addr[7] => Equal9.IN28
host_addr[7] => Equal10.IN26
host_addr[7] => Equal11.IN27
host_addr[7] => Equal12.IN27
host_addr[7] => Equal13.IN27
host_addr[7] => Equal14.IN27
host_data[0] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[1] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[2] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[3] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[4] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[5] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[6] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[7] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[8] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[9] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[10] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[11] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[12] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[13] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[14] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[15] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[16] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[17] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[18] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[19] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[20] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[21] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[22] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[23] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[24] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[25] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[26] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[27] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[28] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[29] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[30] <= altera_tse_dpram_8x32:U_ARRAY_2.q
host_data[31] <= altera_tse_dpram_8x32:U_ARRAY_2.q
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
msb_aOctetsTransmittedOK[0] <= <GND>
msb_aOctetsTransmittedOK[1] <= <GND>
msb_aOctetsTransmittedOK[2] <= <GND>
msb_aOctetsTransmittedOK[3] <= <GND>
msb_aOctetsTransmittedOK[4] <= <GND>
msb_aOctetsTransmittedOK[5] <= <GND>
msb_aOctetsTransmittedOK[6] <= <GND>
msb_aOctetsTransmittedOK[7] <= <GND>
msb_aOctetsTransmittedOK[8] <= <GND>
msb_aOctetsTransmittedOK[9] <= <GND>
msb_aOctetsTransmittedOK[10] <= <GND>
msb_aOctetsTransmittedOK[11] <= <GND>
msb_aOctetsTransmittedOK[12] <= <GND>
msb_aOctetsTransmittedOK[13] <= <GND>
msb_aOctetsTransmittedOK[14] <= <GND>
msb_aOctetsTransmittedOK[15] <= <GND>
msb_aOctetsTransmittedOK[16] <= <GND>
msb_aOctetsTransmittedOK[17] <= <GND>
msb_aOctetsTransmittedOK[18] <= <GND>
msb_aOctetsTransmittedOK[19] <= <GND>
msb_aOctetsTransmittedOK[20] <= <GND>
msb_aOctetsTransmittedOK[21] <= <GND>
msb_aOctetsTransmittedOK[22] <= <GND>
msb_aOctetsTransmittedOK[23] <= <GND>
msb_aOctetsTransmittedOK[24] <= <GND>
msb_aOctetsTransmittedOK[25] <= <GND>
msb_aOctetsTransmittedOK[26] <= <GND>
msb_aOctetsTransmittedOK[27] <= <GND>
msb_aOctetsTransmittedOK[28] <= <GND>
msb_aOctetsTransmittedOK[29] <= <GND>
msb_aOctetsTransmittedOK[30] <= <GND>
msb_aOctetsTransmittedOK[31] <= <GND>
msb_aOctetsTransmittedOK[32] <= <GND>
msb_aOctetsTransmittedOK[33] <= <GND>
msb_aOctetsTransmittedOK[34] <= <GND>
msb_aOctetsTransmittedOK[35] <= <GND>
msb_aOctetsTransmittedOK[36] <= <GND>
msb_aOctetsTransmittedOK[37] <= <GND>
msb_aOctetsTransmittedOK[38] <= <GND>
msb_aOctetsTransmittedOK[39] <= <GND>
msb_aOctetsTransmittedOK[40] <= <GND>
msb_aOctetsTransmittedOK[41] <= <GND>
msb_aOctetsTransmittedOK[42] <= <GND>
msb_aOctetsTransmittedOK[43] <= <GND>
msb_aOctetsTransmittedOK[44] <= <GND>
msb_aOctetsTransmittedOK[45] <= <GND>
msb_aOctetsTransmittedOK[46] <= <GND>
msb_aOctetsTransmittedOK[47] <= <GND>
msb_aOctetsTransmittedOK[48] <= <GND>
msb_aOctetsTransmittedOK[49] <= <GND>
msb_aOctetsTransmittedOK[50] <= <GND>
msb_aOctetsTransmittedOK[51] <= <GND>
msb_aOctetsTransmittedOK[52] <= <GND>
msb_aOctetsTransmittedOK[53] <= <GND>
msb_aOctetsTransmittedOK[54] <= <GND>
msb_aOctetsTransmittedOK[55] <= <GND>
msb_aOctetsTransmittedOK[56] <= <GND>
msb_aOctetsTransmittedOK[57] <= <GND>
msb_aOctetsTransmittedOK[58] <= <GND>
msb_aOctetsTransmittedOK[59] <= <GND>
msb_aOctetsTransmittedOK[60] <= <GND>
msb_aOctetsTransmittedOK[61] <= <GND>
msb_aOctetsTransmittedOK[62] <= <GND>
msb_aOctetsTransmittedOK[63] <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component
wren_a => altsyncram_a2l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a2l1:auto_generated.data_a[0]
data_a[1] => altsyncram_a2l1:auto_generated.data_a[1]
data_a[2] => altsyncram_a2l1:auto_generated.data_a[2]
data_a[3] => altsyncram_a2l1:auto_generated.data_a[3]
data_a[4] => altsyncram_a2l1:auto_generated.data_a[4]
data_a[5] => altsyncram_a2l1:auto_generated.data_a[5]
data_a[6] => altsyncram_a2l1:auto_generated.data_a[6]
data_a[7] => altsyncram_a2l1:auto_generated.data_a[7]
data_a[8] => altsyncram_a2l1:auto_generated.data_a[8]
data_a[9] => altsyncram_a2l1:auto_generated.data_a[9]
data_a[10] => altsyncram_a2l1:auto_generated.data_a[10]
data_a[11] => altsyncram_a2l1:auto_generated.data_a[11]
data_a[12] => altsyncram_a2l1:auto_generated.data_a[12]
data_a[13] => altsyncram_a2l1:auto_generated.data_a[13]
data_a[14] => altsyncram_a2l1:auto_generated.data_a[14]
data_a[15] => altsyncram_a2l1:auto_generated.data_a[15]
data_a[16] => altsyncram_a2l1:auto_generated.data_a[16]
data_a[17] => altsyncram_a2l1:auto_generated.data_a[17]
data_a[18] => altsyncram_a2l1:auto_generated.data_a[18]
data_a[19] => altsyncram_a2l1:auto_generated.data_a[19]
data_a[20] => altsyncram_a2l1:auto_generated.data_a[20]
data_a[21] => altsyncram_a2l1:auto_generated.data_a[21]
data_a[22] => altsyncram_a2l1:auto_generated.data_a[22]
data_a[23] => altsyncram_a2l1:auto_generated.data_a[23]
data_a[24] => altsyncram_a2l1:auto_generated.data_a[24]
data_a[25] => altsyncram_a2l1:auto_generated.data_a[25]
data_a[26] => altsyncram_a2l1:auto_generated.data_a[26]
data_a[27] => altsyncram_a2l1:auto_generated.data_a[27]
data_a[28] => altsyncram_a2l1:auto_generated.data_a[28]
data_a[29] => altsyncram_a2l1:auto_generated.data_a[29]
data_a[30] => altsyncram_a2l1:auto_generated.data_a[30]
data_a[31] => altsyncram_a2l1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_a2l1:auto_generated.address_a[0]
address_a[1] => altsyncram_a2l1:auto_generated.address_a[1]
address_a[2] => altsyncram_a2l1:auto_generated.address_a[2]
address_b[0] => altsyncram_a2l1:auto_generated.address_b[0]
address_b[1] => altsyncram_a2l1:auto_generated.address_b[1]
address_b[2] => altsyncram_a2l1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a2l1:auto_generated.clock0
clock1 => altsyncram_a2l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_a2l1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_a2l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_a2l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_a2l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_a2l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_a2l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_a2l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_a2l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_a2l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_a2l1:auto_generated.q_b[8]
q_b[9] <= altsyncram_a2l1:auto_generated.q_b[9]
q_b[10] <= altsyncram_a2l1:auto_generated.q_b[10]
q_b[11] <= altsyncram_a2l1:auto_generated.q_b[11]
q_b[12] <= altsyncram_a2l1:auto_generated.q_b[12]
q_b[13] <= altsyncram_a2l1:auto_generated.q_b[13]
q_b[14] <= altsyncram_a2l1:auto_generated.q_b[14]
q_b[15] <= altsyncram_a2l1:auto_generated.q_b[15]
q_b[16] <= altsyncram_a2l1:auto_generated.q_b[16]
q_b[17] <= altsyncram_a2l1:auto_generated.q_b[17]
q_b[18] <= altsyncram_a2l1:auto_generated.q_b[18]
q_b[19] <= altsyncram_a2l1:auto_generated.q_b[19]
q_b[20] <= altsyncram_a2l1:auto_generated.q_b[20]
q_b[21] <= altsyncram_a2l1:auto_generated.q_b[21]
q_b[22] <= altsyncram_a2l1:auto_generated.q_b[22]
q_b[23] <= altsyncram_a2l1:auto_generated.q_b[23]
q_b[24] <= altsyncram_a2l1:auto_generated.q_b[24]
q_b[25] <= altsyncram_a2l1:auto_generated.q_b[25]
q_b[26] <= altsyncram_a2l1:auto_generated.q_b[26]
q_b[27] <= altsyncram_a2l1:auto_generated.q_b[27]
q_b[28] <= altsyncram_a2l1:auto_generated.q_b[28]
q_b[29] <= altsyncram_a2l1:auto_generated.q_b[29]
q_b[30] <= altsyncram_a2l1:auto_generated.q_b[30]
q_b[31] <= altsyncram_a2l1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_a2l1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rd_aclr => rd_aclr.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component
wren_a => altsyncram_a2l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a2l1:auto_generated.data_a[0]
data_a[1] => altsyncram_a2l1:auto_generated.data_a[1]
data_a[2] => altsyncram_a2l1:auto_generated.data_a[2]
data_a[3] => altsyncram_a2l1:auto_generated.data_a[3]
data_a[4] => altsyncram_a2l1:auto_generated.data_a[4]
data_a[5] => altsyncram_a2l1:auto_generated.data_a[5]
data_a[6] => altsyncram_a2l1:auto_generated.data_a[6]
data_a[7] => altsyncram_a2l1:auto_generated.data_a[7]
data_a[8] => altsyncram_a2l1:auto_generated.data_a[8]
data_a[9] => altsyncram_a2l1:auto_generated.data_a[9]
data_a[10] => altsyncram_a2l1:auto_generated.data_a[10]
data_a[11] => altsyncram_a2l1:auto_generated.data_a[11]
data_a[12] => altsyncram_a2l1:auto_generated.data_a[12]
data_a[13] => altsyncram_a2l1:auto_generated.data_a[13]
data_a[14] => altsyncram_a2l1:auto_generated.data_a[14]
data_a[15] => altsyncram_a2l1:auto_generated.data_a[15]
data_a[16] => altsyncram_a2l1:auto_generated.data_a[16]
data_a[17] => altsyncram_a2l1:auto_generated.data_a[17]
data_a[18] => altsyncram_a2l1:auto_generated.data_a[18]
data_a[19] => altsyncram_a2l1:auto_generated.data_a[19]
data_a[20] => altsyncram_a2l1:auto_generated.data_a[20]
data_a[21] => altsyncram_a2l1:auto_generated.data_a[21]
data_a[22] => altsyncram_a2l1:auto_generated.data_a[22]
data_a[23] => altsyncram_a2l1:auto_generated.data_a[23]
data_a[24] => altsyncram_a2l1:auto_generated.data_a[24]
data_a[25] => altsyncram_a2l1:auto_generated.data_a[25]
data_a[26] => altsyncram_a2l1:auto_generated.data_a[26]
data_a[27] => altsyncram_a2l1:auto_generated.data_a[27]
data_a[28] => altsyncram_a2l1:auto_generated.data_a[28]
data_a[29] => altsyncram_a2l1:auto_generated.data_a[29]
data_a[30] => altsyncram_a2l1:auto_generated.data_a[30]
data_a[31] => altsyncram_a2l1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_a2l1:auto_generated.address_a[0]
address_a[1] => altsyncram_a2l1:auto_generated.address_a[1]
address_a[2] => altsyncram_a2l1:auto_generated.address_a[2]
address_b[0] => altsyncram_a2l1:auto_generated.address_b[0]
address_b[1] => altsyncram_a2l1:auto_generated.address_b[1]
address_b[2] => altsyncram_a2l1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a2l1:auto_generated.clock0
clock1 => altsyncram_a2l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => altsyncram_a2l1:auto_generated.aclr1
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_a2l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_a2l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_a2l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_a2l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_a2l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_a2l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_a2l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_a2l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_a2l1:auto_generated.q_b[8]
q_b[9] <= altsyncram_a2l1:auto_generated.q_b[9]
q_b[10] <= altsyncram_a2l1:auto_generated.q_b[10]
q_b[11] <= altsyncram_a2l1:auto_generated.q_b[11]
q_b[12] <= altsyncram_a2l1:auto_generated.q_b[12]
q_b[13] <= altsyncram_a2l1:auto_generated.q_b[13]
q_b[14] <= altsyncram_a2l1:auto_generated.q_b[14]
q_b[15] <= altsyncram_a2l1:auto_generated.q_b[15]
q_b[16] <= altsyncram_a2l1:auto_generated.q_b[16]
q_b[17] <= altsyncram_a2l1:auto_generated.q_b[17]
q_b[18] <= altsyncram_a2l1:auto_generated.q_b[18]
q_b[19] <= altsyncram_a2l1:auto_generated.q_b[19]
q_b[20] <= altsyncram_a2l1:auto_generated.q_b[20]
q_b[21] <= altsyncram_a2l1:auto_generated.q_b[21]
q_b[22] <= altsyncram_a2l1:auto_generated.q_b[22]
q_b[23] <= altsyncram_a2l1:auto_generated.q_b[23]
q_b[24] <= altsyncram_a2l1:auto_generated.q_b[24]
q_b[25] <= altsyncram_a2l1:auto_generated.q_b[25]
q_b[26] <= altsyncram_a2l1:auto_generated.q_b[26]
q_b[27] <= altsyncram_a2l1:auto_generated.q_b[27]
q_b[28] <= altsyncram_a2l1:auto_generated.q_b[28]
q_b[29] <= altsyncram_a2l1:auto_generated.q_b[29]
q_b[30] <= altsyncram_a2l1:auto_generated.q_b[30]
q_b[31] <= altsyncram_a2l1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_a2l1:auto_generated
aclr1 => ram_block1a0.CLR1
aclr1 => ram_block1a1.CLR1
aclr1 => ram_block1a2.CLR1
aclr1 => ram_block1a3.CLR1
aclr1 => ram_block1a4.CLR1
aclr1 => ram_block1a5.CLR1
aclr1 => ram_block1a6.CLR1
aclr1 => ram_block1a7.CLR1
aclr1 => ram_block1a8.CLR1
aclr1 => ram_block1a9.CLR1
aclr1 => ram_block1a10.CLR1
aclr1 => ram_block1a11.CLR1
aclr1 => ram_block1a12.CLR1
aclr1 => ram_block1a13.CLR1
aclr1 => ram_block1a14.CLR1
aclr1 => ram_block1a15.CLR1
aclr1 => ram_block1a16.CLR1
aclr1 => ram_block1a17.CLR1
aclr1 => ram_block1a18.CLR1
aclr1 => ram_block1a19.CLR1
aclr1 => ram_block1a20.CLR1
aclr1 => ram_block1a21.CLR1
aclr1 => ram_block1a22.CLR1
aclr1 => ram_block1a23.CLR1
aclr1 => ram_block1a24.CLR1
aclr1 => ram_block1a25.CLR1
aclr1 => ram_block1a26.CLR1
aclr1 => ram_block1a27.CLR1
aclr1 => ram_block1a28.CLR1
aclr1 => ram_block1a29.CLR1
aclr1 => ram_block1a30.CLR1
aclr1 => ram_block1a31.CLR1
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => in_data_buffer[8].ACLR
in_reset => in_data_buffer[9].ACLR
in_reset => in_data_buffer[10].ACLR
in_reset => in_data_buffer[11].ACLR
in_reset => in_data_buffer[12].ACLR
in_reset => in_data_buffer[13].ACLR
in_reset => in_data_buffer[14].ACLR
in_reset => in_data_buffer[15].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
in_data[8] => in_data_buffer[8].DATAIN
in_data[9] => in_data_buffer[9].DATAIN
in_data[10] => in_data_buffer[10].DATAIN
in_data[11] => in_data_buffer[11].DATAIN
in_data[12] => in_data_buffer[12].DATAIN
in_data[13] => in_data_buffer[13].DATAIN
in_data[14] => in_data_buffer[14].DATAIN
in_data[15] => in_data_buffer[15].DATAIN
out_clk => out_clk.IN1
out_reset => out_data_buffer[0].ACLR
out_reset => out_data_buffer[1].ACLR
out_reset => out_data_buffer[2].ACLR
out_reset => out_data_buffer[3].ACLR
out_reset => out_data_buffer[4].ACLR
out_reset => out_data_buffer[5].ACLR
out_reset => out_data_buffer[6].ACLR
out_reset => out_data_buffer[7].ACLR
out_reset => out_data_buffer[8].ACLR
out_reset => out_data_buffer[9].ACLR
out_reset => out_data_buffer[10].ACLR
out_reset => out_data_buffer[11].ACLR
out_reset => out_data_buffer[12].ACLR
out_reset => out_data_buffer[13].ACLR
out_reset => out_data_buffer[14].ACLR
out_reset => out_data_buffer[15].ACLR
out_reset => out_data_toggle_flopped.ACLR
out_reset => _.IN1
out_ready => out_data_taken.IN1
out_valid <= out_valid_internal.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data_buffer[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data_buffer[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data_buffer[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data_buffer[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data_buffer[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data_buffer[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data_buffer[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data_buffer[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data_buffer[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data_buffer[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data_buffer[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data_buffer[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data_buffer[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data_buffer[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data_buffer[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data_buffer[15].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL
reset => reg_rd_ack_reg1.ACLR
reset => reg_rd_ack.ACLR
reset => reg_rd_req.ACLR
reset => rd_timout_done.ACLR
reset => rd_timout[0].ACLR
reset => rd_timout[1].ACLR
reset => rd_timout[2].ACLR
reset => rd_timout[3].ACLR
reset => rd_timout[4].ACLR
reset => rd_timout[5].ACLR
reset => rd_timout[6].ACLR
reset => rd_timout[7].ACLR
reset => state~3.DATAIN
reset => _.IN1
reset_phy_clk => phy_rd_ack0.ACLR
reset_phy_clk => _.IN1
clk => clk.IN1
phy_clk => phy_clk.IN1
cs => always1.IN0
cs => always1.IN0
rd => always1.IN1
rd => reg_rd.DATAB
rd => always1.IN1
wr => always1.IN1
wr => reg_wr.DATAB
wr => always1.IN1
sel[0] => LessThan0.IN16
sel[0] => LessThan1.IN16
sel[0] => LessThan2.IN16
sel[0] => LessThan3.IN16
sel[0] => reg_sel[0].DATAIN
sel[1] => LessThan0.IN15
sel[1] => LessThan1.IN15
sel[1] => LessThan2.IN15
sel[1] => LessThan3.IN15
sel[1] => reg_sel[1].DATAIN
sel[2] => LessThan0.IN14
sel[2] => LessThan1.IN14
sel[2] => LessThan2.IN14
sel[2] => LessThan3.IN14
sel[2] => reg_sel[2].DATAIN
sel[3] => LessThan0.IN13
sel[3] => LessThan1.IN13
sel[3] => LessThan2.IN13
sel[3] => LessThan3.IN13
sel[3] => reg_sel[3].DATAIN
sel[4] => LessThan0.IN12
sel[4] => LessThan1.IN12
sel[4] => LessThan2.IN12
sel[4] => LessThan3.IN12
sel[4] => reg_sel[4].DATAIN
sel[5] => LessThan0.IN11
sel[5] => LessThan1.IN11
sel[5] => LessThan2.IN11
sel[5] => LessThan3.IN11
sel[5] => reg_sel[5].DATAIN
sel[6] => LessThan0.IN10
sel[6] => LessThan1.IN10
sel[6] => LessThan2.IN10
sel[6] => LessThan3.IN10
sel[6] => reg_sel[6].DATAIN
sel[7] => LessThan0.IN9
sel[7] => LessThan1.IN9
sel[7] => LessThan2.IN9
sel[7] => LessThan3.IN9
sel[7] => reg_sel[7].DATAIN
data_in[0] => reg_data_out[0].DATAIN
data_in[1] => reg_data_out[1].DATAIN
data_in[2] => reg_data_out[2].DATAIN
data_in[3] => reg_data_out[3].DATAIN
data_in[4] => reg_data_out[4].DATAIN
data_in[5] => reg_data_out[5].DATAIN
data_in[6] => reg_data_out[6].DATAIN
data_in[7] => reg_data_out[7].DATAIN
data_in[8] => reg_data_out[8].DATAIN
data_in[9] => reg_data_out[9].DATAIN
data_in[10] => reg_data_out[10].DATAIN
data_in[11] => reg_data_out[11].DATAIN
data_in[12] => reg_data_out[12].DATAIN
data_in[13] => reg_data_out[13].DATAIN
data_in[14] => reg_data_out[14].DATAIN
data_in[15] => reg_data_out[15].DATAIN
data_in[16] => reg_data_out[16].DATAIN
data_in[17] => reg_data_out[17].DATAIN
data_in[18] => reg_data_out[18].DATAIN
data_in[19] => reg_data_out[19].DATAIN
data_in[20] => reg_data_out[20].DATAIN
data_in[21] => reg_data_out[21].DATAIN
data_in[22] => reg_data_out[22].DATAIN
data_in[23] => reg_data_out[23].DATAIN
data_in[24] => reg_data_out[24].DATAIN
data_in[25] => reg_data_out[25].DATAIN
data_in[26] => reg_data_out[26].DATAIN
data_in[27] => reg_data_out[27].DATAIN
data_in[28] => reg_data_out[28].DATAIN
data_in[29] => reg_data_out[29].DATAIN
data_in[30] => reg_data_out[30].DATAIN
data_in[31] => reg_data_out[31].DATAIN
data_out[0] <= reg_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= reg_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= reg_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= reg_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= reg_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= reg_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= reg_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= reg_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= reg_data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= reg_data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= reg_data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= reg_data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= reg_data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= reg_data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= reg_data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= reg_data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= reg_data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= reg_data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= reg_data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= reg_data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= reg_data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= reg_data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= reg_data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= reg_data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= reg_data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= reg_data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= reg_data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= reg_data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= reg_data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= reg_data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= reg_data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= reg_data_in[31].DB_MAX_OUTPUT_PORT_TYPE
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
reg_timout <= rd_timout_done.DB_MAX_OUTPUT_PORT_TYPE
reg_rd <= reg_rd.DB_MAX_OUTPUT_PORT_TYPE
reg_wr <= reg_wr.DB_MAX_OUTPUT_PORT_TYPE
reg_sel[0] <= sel[0].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[1] <= sel[1].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[2] <= sel[2].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[3] <= sel[3].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[4] <= sel[4].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[5] <= sel[5].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[6] <= sel[6].DB_MAX_OUTPUT_PORT_TYPE
reg_sel[7] <= sel[7].DB_MAX_OUTPUT_PORT_TYPE
reg_data_in[0] => data_out[0].DATAIN
reg_data_in[1] => data_out[1].DATAIN
reg_data_in[2] => data_out[2].DATAIN
reg_data_in[3] => data_out[3].DATAIN
reg_data_in[4] => data_out[4].DATAIN
reg_data_in[5] => data_out[5].DATAIN
reg_data_in[6] => data_out[6].DATAIN
reg_data_in[7] => data_out[7].DATAIN
reg_data_in[8] => data_out[8].DATAIN
reg_data_in[9] => data_out[9].DATAIN
reg_data_in[10] => data_out[10].DATAIN
reg_data_in[11] => data_out[11].DATAIN
reg_data_in[12] => data_out[12].DATAIN
reg_data_in[13] => data_out[13].DATAIN
reg_data_in[14] => data_out[14].DATAIN
reg_data_in[15] => data_out[15].DATAIN
reg_data_in[16] => data_out[16].DATAIN
reg_data_in[17] => data_out[17].DATAIN
reg_data_in[18] => data_out[18].DATAIN
reg_data_in[19] => data_out[19].DATAIN
reg_data_in[20] => data_out[20].DATAIN
reg_data_in[21] => data_out[21].DATAIN
reg_data_in[22] => data_out[22].DATAIN
reg_data_in[23] => data_out[23].DATAIN
reg_data_in[24] => data_out[24].DATAIN
reg_data_in[25] => data_out[25].DATAIN
reg_data_in[26] => data_out[26].DATAIN
reg_data_in[27] => data_out[27].DATAIN
reg_data_in[28] => data_out[28].DATAIN
reg_data_in[29] => data_out[29].DATAIN
reg_data_in[30] => data_out[30].DATAIN
reg_data_in[31] => data_out[31].DATAIN
reg_data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
disable_rd_timeout => always4.IN1
mdio_busy => Selector1.IN3
mdio_busy => Selector2.IN3
mdio_busy => Selector3.IN4
mdio_busy => Selector5.IN1


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO
reset => reset.IN3
reg_clk => reg_clk.IN3
mdc <= altera_tse_mdio_clk_gen:U_CLKGEN.mdio_clk
mdio_in => mdio_in.IN1
mdio_out <= mdio_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_oen <= mdio_oen~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_in[0] => host_data_in[0].IN1
host_data_in[1] => host_data_in[1].IN1
host_data_in[2] => host_data_in[2].IN1
host_data_in[3] => host_data_in[3].IN1
host_data_in[4] => host_data_in[4].IN1
host_data_in[5] => host_data_in[5].IN1
host_data_in[6] => host_data_in[6].IN1
host_data_in[7] => host_data_in[7].IN1
host_data_in[8] => host_data_in[8].IN1
host_data_in[9] => host_data_in[9].IN1
host_data_in[10] => host_data_in[10].IN1
host_data_in[11] => host_data_in[11].IN1
host_data_in[12] => host_data_in[12].IN1
host_data_in[13] => host_data_in[13].IN1
host_data_in[14] => host_data_in[14].IN1
host_data_in[15] => host_data_in[15].IN1
host_data_out[0] <= host_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[1] <= host_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[2] <= host_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[3] <= host_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[4] <= host_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[5] <= host_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[6] <= host_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[7] <= host_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[8] <= host_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[9] <= host_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[10] <= host_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[11] <= host_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[12] <= host_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[13] <= host_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[14] <= host_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_data_out[15] <= host_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_addr[0] => host_addr[0].IN1
host_addr[1] => host_addr[1].IN1
host_addr[2] => host_addr[2].IN1
host_addr[3] => host_addr[3].IN1
host_addr[4] => host_addr[4].IN1
host_dev_addr[0] => host_dev_addr[0].IN1
host_dev_addr[1] => host_dev_addr[1].IN1
host_dev_addr[2] => host_dev_addr[2].IN1
host_dev_addr[3] => host_dev_addr[3].IN1
host_dev_addr[4] => host_dev_addr[4].IN1
host_cs => host_cs.IN1
host_rd => host_rd.IN1
host_wr => host_wr.IN1
host_busy <= altera_tse_mdio_cntl:U_CNTL.host_busy


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN
reset => clk_ena~reg0.ACLR
reset => mdio_clk~reg0.ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
reset => cnt[4].ACLR
reset => cnt[5].ACLR
reset => cnt[6].ACLR
reset => cnt[7].ACLR
reg_clk => clk_ena~reg0.CLK
reg_clk => mdio_clk~reg0.CLK
reg_clk => cnt[0].CLK
reg_clk => cnt[1].CLK
reg_clk => cnt[2].CLK
reg_clk => cnt[3].CLK
reg_clk => cnt[4].CLK
reg_clk => cnt[5].CLK
reg_clk => cnt[6].CLK
reg_clk => cnt[7].CLK
clk_ena <= clk_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_clk <= mdio_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL
reset => host_busy_int.PRESET
reset => mdio_data_out[0]~reg0.ACLR
reset => mdio_data_out[1]~reg0.ACLR
reset => mdio_data_out[2]~reg0.ACLR
reset => mdio_data_out[3]~reg0.ACLR
reset => mdio_data_out[4]~reg0.ACLR
reset => mdio_data_out[5]~reg0.ACLR
reset => mdio_data_out[6]~reg0.ACLR
reset => mdio_data_out[7]~reg0.ACLR
reset => mdio_data_out[8]~reg0.ACLR
reset => mdio_data_out[9]~reg0.ACLR
reset => mdio_data_out[10]~reg0.ACLR
reset => mdio_data_out[11]~reg0.ACLR
reset => mdio_data_out[12]~reg0.ACLR
reset => mdio_data_out[13]~reg0.ACLR
reset => mdio_data_out[14]~reg0.ACLR
reset => mdio_data_out[15]~reg0.ACLR
reset => mdio_wr~reg0.ACLR
reset => mdio_sel[0]~reg0.ACLR
reset => mdio_sel[1]~reg0.ACLR
reset => mdio_csn~reg0.PRESET
reset => state~17.DATAIN
reg_clk => host_busy_int.CLK
reg_clk => mdio_data_out[0]~reg0.CLK
reg_clk => mdio_data_out[1]~reg0.CLK
reg_clk => mdio_data_out[2]~reg0.CLK
reg_clk => mdio_data_out[3]~reg0.CLK
reg_clk => mdio_data_out[4]~reg0.CLK
reg_clk => mdio_data_out[5]~reg0.CLK
reg_clk => mdio_data_out[6]~reg0.CLK
reg_clk => mdio_data_out[7]~reg0.CLK
reg_clk => mdio_data_out[8]~reg0.CLK
reg_clk => mdio_data_out[9]~reg0.CLK
reg_clk => mdio_data_out[10]~reg0.CLK
reg_clk => mdio_data_out[11]~reg0.CLK
reg_clk => mdio_data_out[12]~reg0.CLK
reg_clk => mdio_data_out[13]~reg0.CLK
reg_clk => mdio_data_out[14]~reg0.CLK
reg_clk => mdio_data_out[15]~reg0.CLK
reg_clk => mdio_wr~reg0.CLK
reg_clk => mdio_sel[0]~reg0.CLK
reg_clk => mdio_sel[1]~reg0.CLK
reg_clk => mdio_csn~reg0.CLK
reg_clk => state~15.DATAIN
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => host_busy_int.ENA
mdio_data_out[0] <= mdio_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[1] <= mdio_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[2] <= mdio_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[3] <= mdio_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[4] <= mdio_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[5] <= mdio_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[6] <= mdio_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[7] <= mdio_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[8] <= mdio_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[9] <= mdio_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[10] <= mdio_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[11] <= mdio_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[12] <= mdio_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[13] <= mdio_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[14] <= mdio_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_data_out[15] <= mdio_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_csn <= mdio_csn~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_sel[0] <= mdio_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_sel[1] <= mdio_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_wr <= mdio_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
mdio_busy => Selector2.IN3
mdio_busy => Selector1.IN3
mdio_busy => nextstate.STM_TYP_HOST_RD_REG.DATAB
mdio_busy => nextstate.STM_TYP_HOST_WR_END.DATAB
host_data_in[0] => mdio_data_out.DATAB
host_data_in[1] => mdio_data_out.DATAB
host_data_in[2] => mdio_data_out.DATAB
host_data_in[3] => mdio_data_out.DATAB
host_data_in[4] => mdio_data_out.DATAB
host_data_in[5] => mdio_data_out.DATAB
host_data_in[6] => mdio_data_out.DATAB
host_data_in[7] => mdio_data_out.DATAB
host_data_in[8] => mdio_data_out.DATAB
host_data_in[9] => mdio_data_out.DATAB
host_data_in[10] => mdio_data_out.DATAB
host_data_in[11] => mdio_data_out.DATAB
host_data_in[12] => mdio_data_out.DATAB
host_data_in[13] => mdio_data_out.DATAB
host_data_in[14] => mdio_data_out.DATAB
host_data_in[15] => mdio_data_out.DATAB
host_addr[0] => mdio_data_out.DATAB
host_addr[0] => mdio_data_out.DATAB
host_addr[1] => mdio_data_out.DATAB
host_addr[1] => mdio_data_out.DATAB
host_addr[2] => mdio_data_out.DATAB
host_addr[2] => mdio_data_out.DATAB
host_addr[3] => mdio_data_out.DATAB
host_addr[3] => mdio_data_out.DATAB
host_addr[4] => mdio_data_out.DATAB
host_addr[4] => mdio_data_out.DATAB
host_dev_addr[0] => mdio_data_out.DATAB
host_dev_addr[0] => mdio_data_out.DATAB
host_dev_addr[1] => mdio_data_out.DATAB
host_dev_addr[1] => mdio_data_out.DATAB
host_dev_addr[2] => mdio_data_out.DATAB
host_dev_addr[2] => mdio_data_out.DATAB
host_dev_addr[3] => mdio_data_out.DATAB
host_dev_addr[3] => mdio_data_out.DATAB
host_dev_addr[4] => mdio_data_out.DATAB
host_dev_addr[4] => mdio_data_out.DATAB
host_cs => always1.IN0
host_cs => always1.IN0
host_rd => always1.IN1
host_wr => always1.IN1
host_busy <= host_busy_int.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO
reset => read_error.ACLR
reset => mux_out.PRESET
reset => cd_oe.PRESET
reset => mdio_run[0].ACLR
reset => mdio_run[1].ACLR
reset => mdio_run[2].ACLR
reset => mdio_run[3].ACLR
reset => mdio_run[4].ACLR
reset => mdio_run[5].ACLR
reset => mdio_run[6].ACLR
reset => mdio_run[7].ACLR
reset => mdio_run[8].ACLR
reset => mdio_run[9].ACLR
reset => mdio_run[10].ACLR
reset => mdio_run[11].ACLR
reset => mdio_run[12].ACLR
reset => mdio_run[13].ACLR
reset => mdio_run[14].ACLR
reset => mdio_run[15].ACLR
reset => mdio_run[16].ACLR
reset => mdio_run[17].ACLR
reset => mdio_run[18].ACLR
reset => mdio_run[19].ACLR
reset => mdio_wait.PRESET
reset => cnt_32[0].ACLR
reset => cnt_32[1].ACLR
reset => cnt_32[2].ACLR
reset => cnt_32[3].ACLR
reset => cnt_32[4].ACLR
reset => run_write.ACLR
reset => run_read.ACLR
reset => reg_data_rd[0].ACLR
reset => reg_data_rd[1].ACLR
reset => reg_data_rd[2].ACLR
reset => reg_data_rd[3].ACLR
reset => reg_data_rd[4].ACLR
reset => reg_data_rd[5].ACLR
reset => reg_data_rd[6].ACLR
reset => reg_data_rd[7].ACLR
reset => reg_data_rd[8].ACLR
reset => reg_data_rd[9].ACLR
reset => reg_data_rd[10].ACLR
reset => reg_data_rd[11].ACLR
reset => reg_data_rd[12].ACLR
reset => reg_data_rd[13].ACLR
reset => reg_data_rd[14].ACLR
reset => reg_data_rd[15].ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
reset => reg_data[8].ACLR
reset => reg_data[9].ACLR
reset => reg_data[10].ACLR
reset => reg_data[11].ACLR
reset => reg_data[12].ACLR
reset => reg_data[13].ACLR
reset => reg_data[14].ACLR
reset => reg_data[15].ACLR
reset => reg_phy_reg_add[0].ACLR
reset => reg_phy_reg_add[1].ACLR
reset => reg_phy_reg_add[2].ACLR
reset => reg_phy_reg_add[3].ACLR
reset => reg_phy_reg_add[4].ACLR
reset => reg_phy_reg_add[5].PRESET
reset => reg_phy_reg_add[6].ACLR
reset => reg_phy_reg_add[7].ACLR
reset => reg_phy_reg_add[8].ACLR
reset => reg_phy_reg_add[9].ACLR
mdc => read_error.CLK
mdc => mux_out.CLK
mdc => cd_oe.CLK
mdc => mdio_run[0].CLK
mdc => mdio_run[1].CLK
mdc => mdio_run[2].CLK
mdc => mdio_run[3].CLK
mdc => mdio_run[4].CLK
mdc => mdio_run[5].CLK
mdc => mdio_run[6].CLK
mdc => mdio_run[7].CLK
mdc => mdio_run[8].CLK
mdc => mdio_run[9].CLK
mdc => mdio_run[10].CLK
mdc => mdio_run[11].CLK
mdc => mdio_run[12].CLK
mdc => mdio_run[13].CLK
mdc => mdio_run[14].CLK
mdc => mdio_run[15].CLK
mdc => mdio_run[16].CLK
mdc => mdio_run[17].CLK
mdc => mdio_run[18].CLK
mdc => mdio_run[19].CLK
mdc => mdio_wait.CLK
mdc => cnt_32[0].CLK
mdc => cnt_32[1].CLK
mdc => cnt_32[2].CLK
mdc => cnt_32[3].CLK
mdc => cnt_32[4].CLK
mdc => run_write.CLK
mdc => run_read.CLK
mdc => reg_data_rd[0].CLK
mdc => reg_data_rd[1].CLK
mdc => reg_data_rd[2].CLK
mdc => reg_data_rd[3].CLK
mdc => reg_data_rd[4].CLK
mdc => reg_data_rd[5].CLK
mdc => reg_data_rd[6].CLK
mdc => reg_data_rd[7].CLK
mdc => reg_data_rd[8].CLK
mdc => reg_data_rd[9].CLK
mdc => reg_data_rd[10].CLK
mdc => reg_data_rd[11].CLK
mdc => reg_data_rd[12].CLK
mdc => reg_data_rd[13].CLK
mdc => reg_data_rd[14].CLK
mdc => reg_data_rd[15].CLK
mdc => reg_data[0].CLK
mdc => reg_data[1].CLK
mdc => reg_data[2].CLK
mdc => reg_data[3].CLK
mdc => reg_data[4].CLK
mdc => reg_data[5].CLK
mdc => reg_data[6].CLK
mdc => reg_data[7].CLK
mdc => reg_data[8].CLK
mdc => reg_data[9].CLK
mdc => reg_data[10].CLK
mdc => reg_data[11].CLK
mdc => reg_data[12].CLK
mdc => reg_data[13].CLK
mdc => reg_data[14].CLK
mdc => reg_data[15].CLK
mdc => reg_phy_reg_add[0].CLK
mdc => reg_phy_reg_add[1].CLK
mdc => reg_phy_reg_add[2].CLK
mdc => reg_phy_reg_add[3].CLK
mdc => reg_phy_reg_add[4].CLK
mdc => reg_phy_reg_add[5].CLK
mdc => reg_phy_reg_add[6].CLK
mdc => reg_phy_reg_add[7].CLK
mdc => reg_phy_reg_add[8].CLK
mdc => reg_phy_reg_add[9].CLK
mdc_ena => reg_phy_reg_add[9].ENA
mdc_ena => reg_phy_reg_add[8].ENA
mdc_ena => reg_phy_reg_add[7].ENA
mdc_ena => reg_phy_reg_add[6].ENA
mdc_ena => reg_phy_reg_add[5].ENA
mdc_ena => reg_phy_reg_add[4].ENA
mdc_ena => reg_phy_reg_add[3].ENA
mdc_ena => reg_phy_reg_add[2].ENA
mdc_ena => reg_phy_reg_add[1].ENA
mdc_ena => reg_phy_reg_add[0].ENA
mdc_ena => reg_data[15].ENA
mdc_ena => reg_data[14].ENA
mdc_ena => reg_data[13].ENA
mdc_ena => reg_data[12].ENA
mdc_ena => reg_data[11].ENA
mdc_ena => reg_data[10].ENA
mdc_ena => reg_data[9].ENA
mdc_ena => reg_data[8].ENA
mdc_ena => reg_data[7].ENA
mdc_ena => reg_data[6].ENA
mdc_ena => reg_data[5].ENA
mdc_ena => reg_data[4].ENA
mdc_ena => reg_data[3].ENA
mdc_ena => reg_data[2].ENA
mdc_ena => reg_data[1].ENA
mdc_ena => reg_data[0].ENA
mdc_ena => reg_data_rd[15].ENA
mdc_ena => reg_data_rd[14].ENA
mdc_ena => reg_data_rd[13].ENA
mdc_ena => reg_data_rd[12].ENA
mdc_ena => reg_data_rd[11].ENA
mdc_ena => reg_data_rd[10].ENA
mdc_ena => reg_data_rd[9].ENA
mdc_ena => reg_data_rd[8].ENA
mdc_ena => reg_data_rd[7].ENA
mdc_ena => reg_data_rd[6].ENA
mdc_ena => reg_data_rd[5].ENA
mdc_ena => reg_data_rd[4].ENA
mdc_ena => reg_data_rd[3].ENA
mdc_ena => reg_data_rd[2].ENA
mdc_ena => reg_data_rd[1].ENA
mdc_ena => reg_data_rd[0].ENA
mdc_ena => run_read.ENA
mdc_ena => run_write.ENA
mdc_ena => cnt_32[4].ENA
mdc_ena => cnt_32[3].ENA
mdc_ena => cnt_32[2].ENA
mdc_ena => cnt_32[1].ENA
mdc_ena => cnt_32[0].ENA
mdc_ena => mdio_wait.ENA
mdc_ena => mdio_run[19].ENA
mdc_ena => mdio_run[18].ENA
mdc_ena => mdio_run[17].ENA
mdc_ena => mdio_run[16].ENA
mdc_ena => mdio_run[15].ENA
mdc_ena => mdio_run[14].ENA
mdc_ena => mdio_run[13].ENA
mdc_ena => mdio_run[12].ENA
mdc_ena => mdio_run[11].ENA
mdc_ena => mdio_run[10].ENA
mdc_ena => mdio_run[9].ENA
mdc_ena => mdio_run[8].ENA
mdc_ena => mdio_run[7].ENA
mdc_ena => mdio_run[6].ENA
mdc_ena => mdio_run[5].ENA
mdc_ena => mdio_run[4].ENA
mdc_ena => mdio_run[3].ENA
mdc_ena => mdio_run[2].ENA
mdc_ena => mdio_run[1].ENA
mdc_ena => mdio_run[0].ENA
mdc_ena => cd_oe.ENA
mdc_ena => mux_out.ENA
mdc_ena => read_error.ENA
mdio_in => reg_data_rd.DATAB
mdio_out <= mux_out.DB_MAX_OUTPUT_PORT_TYPE
mdio_oen <= cd_oe.DB_MAX_OUTPUT_PORT_TYPE
reg_data_in[0] => reg_phy_reg_add.DATAB
reg_data_in[0] => reg_data.DATAB
reg_data_in[1] => reg_phy_reg_add.DATAB
reg_data_in[1] => reg_data.DATAB
reg_data_in[2] => reg_phy_reg_add.DATAB
reg_data_in[2] => reg_data.DATAB
reg_data_in[3] => reg_phy_reg_add.DATAB
reg_data_in[3] => reg_data.DATAB
reg_data_in[4] => reg_phy_reg_add.DATAB
reg_data_in[4] => reg_data.DATAB
reg_data_in[5] => reg_phy_reg_add.DATAB
reg_data_in[5] => reg_data.DATAB
reg_data_in[6] => reg_phy_reg_add.DATAB
reg_data_in[6] => reg_data.DATAB
reg_data_in[7] => reg_phy_reg_add.DATAB
reg_data_in[7] => reg_data.DATAB
reg_data_in[8] => reg_phy_reg_add.DATAB
reg_data_in[8] => reg_data.DATAB
reg_data_in[9] => reg_phy_reg_add.DATAB
reg_data_in[9] => reg_data.DATAB
reg_data_in[10] => reg_data.DATAB
reg_data_in[11] => reg_data.DATAB
reg_data_in[12] => reg_data.DATAB
reg_data_in[13] => reg_data.DATAB
reg_data_in[14] => reg_data.DATAB
reg_data_in[15] => reg_data.DATAB
reg_data_in[15] => always0.IN1
reg_data_out[0] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_csn => always0.IN0
reg_wr => always0.IN1
reg_sel[0] => always0.IN1
reg_sel[0] => reg_data_out.IN0
reg_sel[0] => always0.IN1
reg_sel[1] => always0.IN1
reg_sel[1] => reg_data_out.IN1
reg_sel[1] => always0.IN1
busy <= mdio_wait.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_REG_SYNC
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_REG_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_GEN_SYNC
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_GEN_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_REG_SYNC
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_REG_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_GEN_SYNC
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_GEN_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII
reset_rx_clk => rx_dv.ACLR
reset_rx_clk => rx_err.ACLR
reset_rx_clk => rgmii_in_4_reg[0].ACLR
reset_rx_clk => rgmii_in_4_reg[1].ACLR
reset_rx_clk => rgmii_in_4_reg[2].ACLR
reset_rx_clk => rgmii_in_4_reg[3].ACLR
reset_rx_clk => rgmii_in_4_reg[4].ACLR
reset_rx_clk => rgmii_in_4_reg[5].ACLR
reset_rx_clk => rgmii_in_4_reg[6].ACLR
reset_rx_clk => rgmii_in_4_reg[7].ACLR
rx_clk => rx_dv.CLK
rx_clk => rx_err.CLK
rx_clk => rgmii_in_4_reg[0].CLK
rx_clk => rgmii_in_4_reg[1].CLK
rx_clk => rgmii_in_4_reg[2].CLK
rx_clk => rgmii_in_4_reg[3].CLK
rx_clk => rgmii_in_4_reg[4].CLK
rx_clk => rgmii_in_4_reg[5].CLK
rx_clk => rgmii_in_4_reg[6].CLK
rx_clk => rgmii_in_4_reg[7].CLK
rx_clk => rgmii_in4_ck.DATAIN
rx_clk => rgmii_in1_ck.DATAIN
reset_tx_clk => m_tx_en_reg4.ACLR
reset_tx_clk => m_tx_en_reg3.ACLR
reset_tx_clk => m_tx_en_reg2.ACLR
reset_tx_clk => m_tx_en_reg1.ACLR
reset_tx_clk => _.IN1
reset_tx_clk => _.IN1
tx_clk => tx_clk.IN2
speed => speed.IN1
rgmii_in[0] => rgmii_in4_pad[0].DATAIN
rgmii_in[1] => rgmii_in4_pad[1].DATAIN
rgmii_in[2] => rgmii_in4_pad[2].DATAIN
rgmii_in[3] => rgmii_in4_pad[3].DATAIN
rx_control => rgmii_in1_pad.DATAIN
gm_rx_d[0] <= rgmii_in_4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[1] <= rgmii_in_4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[2] <= rgmii_in_4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[3] <= rgmii_in_4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[4] <= rgmii_in_4_reg[4].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[5] <= rgmii_in_4_reg[5].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[6] <= rgmii_in_4_reg[6].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d[7] <= rgmii_in_4_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_rx_d[0] <= rgmii_in_4_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_rx_d[1] <= rgmii_in_4_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_rx_d[2] <= rgmii_in_4_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_rx_d[3] <= rgmii_in_4_reg[3].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_dv <= rx_dv.DB_MAX_OUTPUT_PORT_TYPE
m_rx_en <= rx_dv.DB_MAX_OUTPUT_PORT_TYPE
gm_rx_err <= gm_rx_err.DB_MAX_OUTPUT_PORT_TYPE
m_rx_err <= m_rx_err.DB_MAX_OUTPUT_PORT_TYPE
m_rx_col <= altera_eth_tse_std_synchronizer:U_SYNC_1.dout
m_rx_crs <= always1.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out[0] <= rgmii_out4_pad[0].DB_MAX_OUTPUT_PORT_TYPE
rgmii_out[1] <= rgmii_out4_pad[1].DB_MAX_OUTPUT_PORT_TYPE
rgmii_out[2] <= rgmii_out4_pad[2].DB_MAX_OUTPUT_PORT_TYPE
rgmii_out[3] <= rgmii_out4_pad[3].DB_MAX_OUTPUT_PORT_TYPE
tx_control <= rgmii_out1_pad.DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[0] => rgmii_out_4_wire.DATAB
gm_tx_d[1] => rgmii_out_4_wire.DATAB
gm_tx_d[2] => rgmii_out_4_wire.DATAB
gm_tx_d[3] => rgmii_out_4_wire.DATAB
gm_tx_d[4] => rgmii_out_4_wire.DATAB
gm_tx_d[5] => rgmii_out_4_wire.DATAB
gm_tx_d[6] => rgmii_out_4_wire.DATAB
gm_tx_d[7] => rgmii_out_4_wire.DATAB
m_tx_d[0] => rgmii_out_4_wire.DATAA
m_tx_d[0] => rgmii_out_4_wire.DATAA
m_tx_d[1] => rgmii_out_4_wire.DATAA
m_tx_d[1] => rgmii_out_4_wire.DATAA
m_tx_d[2] => rgmii_out_4_wire.DATAA
m_tx_d[2] => rgmii_out_4_wire.DATAA
m_tx_d[3] => rgmii_out_4_wire.DATAA
m_tx_d[3] => rgmii_out_4_wire.DATAA
gm_tx_en => rgmii_out_1_wire_inp2.IN0
gm_tx_en => rgmii_out_1_wire_inp1.DATAB
m_tx_en => rgmii_out_1_wire_inp2.IN0
m_tx_en => rgmii_out_1_wire_inp1.DATAA
m_tx_en => m_tx_en_reg1.DATAIN
gm_tx_err => rgmii_out_1_wire_inp2.IN1
m_tx_err => rgmii_out_1_wire_inp2.IN1
rgmii_out4_din[0] <= rgmii_out_4_wire.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out4_din[1] <= rgmii_out_4_wire.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out4_din[2] <= rgmii_out_4_wire.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out4_din[3] <= rgmii_out_4_wire.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out4_din[4] <= rgmii_out_4_wire.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out4_din[5] <= rgmii_out_4_wire.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out4_din[6] <= rgmii_out_4_wire.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out4_din[7] <= rgmii_out_4_wire.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out4_pad[0] => rgmii_out[0].DATAIN
rgmii_out4_pad[1] => rgmii_out[1].DATAIN
rgmii_out4_pad[2] => rgmii_out[2].DATAIN
rgmii_out4_pad[3] => rgmii_out[3].DATAIN
rgmii_out4_ck <= tx_clk.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out1_din[0] <= rgmii_out_1_wire_inp1.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out1_din[1] <= rgmii_out_1_wire_inp2.DB_MAX_OUTPUT_PORT_TYPE
rgmii_out1_pad => tx_control.DATAIN
rgmii_out1_ck <= tx_clk.DB_MAX_OUTPUT_PORT_TYPE
rgmii_in4_dout[0] => rgmii_in_4_reg[0].DATAIN
rgmii_in4_dout[1] => rgmii_in_4_reg[1].DATAIN
rgmii_in4_dout[2] => rgmii_in_4_reg[2].DATAIN
rgmii_in4_dout[3] => rgmii_in_4_reg[3].DATAIN
rgmii_in4_dout[4] => rgmii_in_4_reg[4].DATAIN
rgmii_in4_dout[5] => rgmii_in_4_reg[5].DATAIN
rgmii_in4_dout[6] => rgmii_in_4_reg[6].DATAIN
rgmii_in4_dout[7] => rgmii_in_4_reg[7].DATAIN
rgmii_in4_pad[0] <= rgmii_in[0].DB_MAX_OUTPUT_PORT_TYPE
rgmii_in4_pad[1] <= rgmii_in[1].DB_MAX_OUTPUT_PORT_TYPE
rgmii_in4_pad[2] <= rgmii_in[2].DB_MAX_OUTPUT_PORT_TYPE
rgmii_in4_pad[3] <= rgmii_in[3].DB_MAX_OUTPUT_PORT_TYPE
rgmii_in4_ck <= rx_clk.DB_MAX_OUTPUT_PORT_TYPE
rgmii_in1_dout[0] => rx_dv.DATAIN
rgmii_in1_dout[1] => rx_err.DATAIN
rgmii_in1_pad <= rx_control.DB_MAX_OUTPUT_PORT_TYPE
rgmii_in1_ck <= rx_clk.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_nf_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP
reset_rx_clk => reset_rx_clk.IN5
reset_tx_clk => reset_tx_clk.IN5
reset_ff_rx_clk => reset_ff_rx_clk.IN1
reset_ff_tx_clk => reset_ff_tx_clk.IN1
rx_clk => rx_clk.IN6
tx_clk => tx_clk.IN5
rx_clkena => rx_clkena.IN3
tx_clkena => tx_clkena.IN3
reg_clk => reg_clk.IN1
gm_rx_d[0] => gm_rx_d[0].IN1
gm_rx_d[1] => gm_rx_d[1].IN1
gm_rx_d[2] => gm_rx_d[2].IN1
gm_rx_d[3] => gm_rx_d[3].IN1
gm_rx_d[4] => gm_rx_d[4].IN1
gm_rx_d[5] => gm_rx_d[5].IN1
gm_rx_d[6] => gm_rx_d[6].IN1
gm_rx_d[7] => gm_rx_d[7].IN1
gm_rx_dv => gm_rx_dv.IN1
gm_rx_err => gm_rx_err.IN1
gm_tx_d[0] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[1] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[2] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[3] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[4] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[5] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[6] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_d[7] <= altera_tse_gmii_io:U_GMIF.gm_tx_d
gm_tx_en <= altera_tse_gmii_io:U_GMIF.gm_tx_en
gm_tx_err <= altera_tse_gmii_io:U_GMIF.gm_tx_err
m_rx_crs => m_rx_crs.IN1
m_rx_col => m_rx_col.IN1
m_rx_d[0] => m_rx_d[0].IN1
m_rx_d[1] => m_rx_d[1].IN1
m_rx_d[2] => m_rx_d[2].IN1
m_rx_d[3] => m_rx_d[3].IN1
m_rx_en => m_rx_en.IN1
m_rx_err => m_rx_err.IN1
m_tx_d[0] <= altera_tse_mii_tx_if:U_MTX.mii_txd
m_tx_d[1] <= altera_tse_mii_tx_if:U_MTX.mii_txd
m_tx_d[2] <= altera_tse_mii_tx_if:U_MTX.mii_txd
m_tx_d[3] <= altera_tse_mii_tx_if:U_MTX.mii_txd
m_tx_en <= altera_tse_mii_tx_if:U_MTX.mii_txdv
m_tx_err <= altera_tse_mii_tx_if:U_MTX.mii_txerr
rx_sav_section[0] => rx_sav_section[0].IN1
rx_sav_section[1] => rx_sav_section[1].IN1
rx_sav_section[2] => rx_sav_section[2].IN1
rx_sav_section[3] => rx_sav_section[3].IN1
rx_sav_section[4] => rx_sav_section[4].IN1
rx_sav_section[5] => rx_sav_section[5].IN1
rx_sav_section[6] => rx_sav_section[6].IN1
rx_sav_section[7] => rx_sav_section[7].IN1
rx_sav_section[8] => rx_sav_section[8].IN1
rx_septy_section[0] => rx_septy_section[0].IN1
rx_septy_section[1] => rx_septy_section[1].IN1
rx_septy_section[2] => rx_septy_section[2].IN1
rx_septy_section[3] => rx_septy_section[3].IN1
rx_septy_section[4] => rx_septy_section[4].IN1
rx_septy_section[5] => rx_septy_section[5].IN1
rx_septy_section[6] => rx_septy_section[6].IN1
rx_septy_section[7] => rx_septy_section[7].IN1
rx_septy_section[8] => rx_septy_section[8].IN1
rx_af_level[0] => rx_af_level[0].IN1
rx_af_level[1] => rx_af_level[1].IN1
rx_af_level[2] => rx_af_level[2].IN1
rx_af_level[3] => rx_af_level[3].IN1
rx_af_level[4] => rx_af_level[4].IN1
rx_af_level[5] => rx_af_level[5].IN1
rx_af_level[6] => rx_af_level[6].IN1
rx_af_level[7] => rx_af_level[7].IN1
rx_af_level[8] => rx_af_level[8].IN1
rx_ae_level[0] => rx_ae_level[0].IN1
rx_ae_level[1] => rx_ae_level[1].IN1
rx_ae_level[2] => rx_ae_level[2].IN1
rx_ae_level[3] => rx_ae_level[3].IN1
rx_ae_level[4] => rx_ae_level[4].IN1
rx_ae_level[5] => rx_ae_level[5].IN1
rx_ae_level[6] => rx_ae_level[6].IN1
rx_ae_level[7] => rx_ae_level[7].IN1
rx_ae_level[8] => rx_ae_level[8].IN1
rx_a_full <= altera_tse_top_w_fifo:U_MAC.rx_a_full
rx_a_empty <= altera_tse_top_w_fifo:U_MAC.rx_a_empty
ff_rx_clk => ff_rx_clk.IN1
ff_rx_data[0] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[1] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[2] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[3] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[4] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[5] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[6] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[7] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[8] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[9] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[10] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[11] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[12] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[13] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[14] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[15] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[16] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[17] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[18] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[19] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[20] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[21] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[22] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[23] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[24] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[25] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[26] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[27] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[28] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[29] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[30] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_data[31] <= altera_tse_top_w_fifo:U_MAC.ff_rx_data
ff_rx_mod[0] <= altera_tse_top_w_fifo:U_MAC.ff_rx_mod
ff_rx_mod[1] <= altera_tse_top_w_fifo:U_MAC.ff_rx_mod
ff_rx_sop <= altera_tse_top_w_fifo:U_MAC.ff_rx_sop
ff_rx_eop <= altera_tse_top_w_fifo:U_MAC.ff_rx_eop
ff_rx_err <= altera_tse_top_w_fifo:U_MAC.ff_rx_err
ff_rx_err_stat[0] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[1] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[2] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[3] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[4] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[5] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[6] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[7] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[8] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[9] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[10] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[11] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[12] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[13] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[14] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[15] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[16] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[17] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[18] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[19] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[20] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[21] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_err_stat[22] <= altera_tse_top_w_fifo:U_MAC.ff_rx_err_stat
ff_rx_ucast <= altera_tse_top_w_fifo:U_MAC.ff_rx_ucast
ff_rx_bcast <= altera_tse_top_w_fifo:U_MAC.ff_rx_bcast
ff_rx_mcast <= altera_tse_top_w_fifo:U_MAC.ff_rx_mcast
ff_rx_vlan <= altera_tse_top_w_fifo:U_MAC.ff_rx_vlan
ff_rx_rdy => ff_rx_rdy.IN1
ff_rx_dval <= altera_tse_top_w_fifo:U_MAC.ff_rx_dval
ff_rx_dsav <= altera_tse_top_w_fifo:U_MAC.ff_rx_dsav
tx_sav_section[0] => tx_sav_section[0].IN1
tx_sav_section[1] => tx_sav_section[1].IN1
tx_sav_section[2] => tx_sav_section[2].IN1
tx_sav_section[3] => tx_sav_section[3].IN1
tx_sav_section[4] => tx_sav_section[4].IN1
tx_sav_section[5] => tx_sav_section[5].IN1
tx_sav_section[6] => tx_sav_section[6].IN1
tx_sav_section[7] => tx_sav_section[7].IN1
tx_sav_section[8] => tx_sav_section[8].IN1
tx_septy_section[0] => tx_septy_section[0].IN1
tx_septy_section[1] => tx_septy_section[1].IN1
tx_septy_section[2] => tx_septy_section[2].IN1
tx_septy_section[3] => tx_septy_section[3].IN1
tx_septy_section[4] => tx_septy_section[4].IN1
tx_septy_section[5] => tx_septy_section[5].IN1
tx_septy_section[6] => tx_septy_section[6].IN1
tx_septy_section[7] => tx_septy_section[7].IN1
tx_septy_section[8] => tx_septy_section[8].IN1
tx_af_level[0] => tx_af_level[0].IN1
tx_af_level[1] => tx_af_level[1].IN1
tx_af_level[2] => tx_af_level[2].IN1
tx_af_level[3] => tx_af_level[3].IN1
tx_af_level[4] => tx_af_level[4].IN1
tx_af_level[5] => tx_af_level[5].IN1
tx_af_level[6] => tx_af_level[6].IN1
tx_af_level[7] => tx_af_level[7].IN1
tx_af_level[8] => tx_af_level[8].IN1
tx_ae_level[0] => tx_ae_level[0].IN1
tx_ae_level[1] => tx_ae_level[1].IN1
tx_ae_level[2] => tx_ae_level[2].IN1
tx_ae_level[3] => tx_ae_level[3].IN1
tx_ae_level[4] => tx_ae_level[4].IN1
tx_ae_level[5] => tx_ae_level[5].IN1
tx_ae_level[6] => tx_ae_level[6].IN1
tx_ae_level[7] => tx_ae_level[7].IN1
tx_ae_level[8] => tx_ae_level[8].IN1
tx_a_full <= altera_tse_top_w_fifo:U_MAC.tx_a_full
tx_a_empty <= altera_tse_top_w_fifo:U_MAC.tx_a_empty
ff_tx_clk => ff_tx_clk.IN2
ff_tx_data[0] => ff_tx_data[0].IN1
ff_tx_data[1] => ff_tx_data[1].IN1
ff_tx_data[2] => ff_tx_data[2].IN1
ff_tx_data[3] => ff_tx_data[3].IN1
ff_tx_data[4] => ff_tx_data[4].IN1
ff_tx_data[5] => ff_tx_data[5].IN1
ff_tx_data[6] => ff_tx_data[6].IN1
ff_tx_data[7] => ff_tx_data[7].IN1
ff_tx_data[8] => ff_tx_data[8].IN1
ff_tx_data[9] => ff_tx_data[9].IN1
ff_tx_data[10] => ff_tx_data[10].IN1
ff_tx_data[11] => ff_tx_data[11].IN1
ff_tx_data[12] => ff_tx_data[12].IN1
ff_tx_data[13] => ff_tx_data[13].IN1
ff_tx_data[14] => ff_tx_data[14].IN1
ff_tx_data[15] => ff_tx_data[15].IN1
ff_tx_data[16] => ff_tx_data[16].IN1
ff_tx_data[17] => ff_tx_data[17].IN1
ff_tx_data[18] => ff_tx_data[18].IN1
ff_tx_data[19] => ff_tx_data[19].IN1
ff_tx_data[20] => ff_tx_data[20].IN1
ff_tx_data[21] => ff_tx_data[21].IN1
ff_tx_data[22] => ff_tx_data[22].IN1
ff_tx_data[23] => ff_tx_data[23].IN1
ff_tx_data[24] => ff_tx_data[24].IN1
ff_tx_data[25] => ff_tx_data[25].IN1
ff_tx_data[26] => ff_tx_data[26].IN1
ff_tx_data[27] => ff_tx_data[27].IN1
ff_tx_data[28] => ff_tx_data[28].IN1
ff_tx_data[29] => ff_tx_data[29].IN1
ff_tx_data[30] => ff_tx_data[30].IN1
ff_tx_data[31] => ff_tx_data[31].IN1
ff_tx_mod[0] => ff_tx_mod[0].IN1
ff_tx_mod[1] => ff_tx_mod[1].IN1
ff_tx_sop => ff_tx_sop.IN1
ff_tx_eop => ff_tx_eop.IN1
ff_tx_err => ff_tx_err.IN1
ff_tx_wren => ff_tx_wren.IN1
ff_tx_rdy <= altera_tse_top_w_fifo:U_MAC.ff_tx_rdy
ff_tx_septy <= altera_tse_top_w_fifo:U_MAC.ff_tx_septy
tx_ff_uflow <= altera_tse_top_w_fifo:U_MAC.tx_ff_uflow
xoff_gen => xoff_gen.IN1
xon_gen => xon_gen.IN1
mac_addr[0] => mac_addr[0].IN1
mac_addr[1] => mac_addr[1].IN1
mac_addr[2] => mac_addr[2].IN1
mac_addr[3] => mac_addr[3].IN1
mac_addr[4] => mac_addr[4].IN1
mac_addr[5] => mac_addr[5].IN1
mac_addr[6] => mac_addr[6].IN1
mac_addr[7] => mac_addr[7].IN1
mac_addr[8] => mac_addr[8].IN1
mac_addr[9] => mac_addr[9].IN1
mac_addr[10] => mac_addr[10].IN1
mac_addr[11] => mac_addr[11].IN1
mac_addr[12] => mac_addr[12].IN1
mac_addr[13] => mac_addr[13].IN1
mac_addr[14] => mac_addr[14].IN1
mac_addr[15] => mac_addr[15].IN1
mac_addr[16] => mac_addr[16].IN1
mac_addr[17] => mac_addr[17].IN1
mac_addr[18] => mac_addr[18].IN1
mac_addr[19] => mac_addr[19].IN1
mac_addr[20] => mac_addr[20].IN1
mac_addr[21] => mac_addr[21].IN1
mac_addr[22] => mac_addr[22].IN1
mac_addr[23] => mac_addr[23].IN1
mac_addr[24] => mac_addr[24].IN1
mac_addr[25] => mac_addr[25].IN1
mac_addr[26] => mac_addr[26].IN1
mac_addr[27] => mac_addr[27].IN1
mac_addr[28] => mac_addr[28].IN1
mac_addr[29] => mac_addr[29].IN1
mac_addr[30] => mac_addr[30].IN1
mac_addr[31] => mac_addr[31].IN1
mac_addr[32] => mac_addr[32].IN1
mac_addr[33] => mac_addr[33].IN1
mac_addr[34] => mac_addr[34].IN1
mac_addr[35] => mac_addr[35].IN1
mac_addr[36] => mac_addr[36].IN1
mac_addr[37] => mac_addr[37].IN1
mac_addr[38] => mac_addr[38].IN1
mac_addr[39] => mac_addr[39].IN1
mac_addr[40] => mac_addr[40].IN1
mac_addr[41] => mac_addr[41].IN1
mac_addr[42] => mac_addr[42].IN1
mac_addr[43] => mac_addr[43].IN1
mac_addr[44] => mac_addr[44].IN1
mac_addr[45] => mac_addr[45].IN1
mac_addr[46] => mac_addr[46].IN1
mac_addr[47] => mac_addr[47].IN1
smac_0[0] => smac_0[0].IN1
smac_0[1] => smac_0[1].IN1
smac_0[2] => smac_0[2].IN1
smac_0[3] => smac_0[3].IN1
smac_0[4] => smac_0[4].IN1
smac_0[5] => smac_0[5].IN1
smac_0[6] => smac_0[6].IN1
smac_0[7] => smac_0[7].IN1
smac_0[8] => smac_0[8].IN1
smac_0[9] => smac_0[9].IN1
smac_0[10] => smac_0[10].IN1
smac_0[11] => smac_0[11].IN1
smac_0[12] => smac_0[12].IN1
smac_0[13] => smac_0[13].IN1
smac_0[14] => smac_0[14].IN1
smac_0[15] => smac_0[15].IN1
smac_0[16] => smac_0[16].IN1
smac_0[17] => smac_0[17].IN1
smac_0[18] => smac_0[18].IN1
smac_0[19] => smac_0[19].IN1
smac_0[20] => smac_0[20].IN1
smac_0[21] => smac_0[21].IN1
smac_0[22] => smac_0[22].IN1
smac_0[23] => smac_0[23].IN1
smac_0[24] => smac_0[24].IN1
smac_0[25] => smac_0[25].IN1
smac_0[26] => smac_0[26].IN1
smac_0[27] => smac_0[27].IN1
smac_0[28] => smac_0[28].IN1
smac_0[29] => smac_0[29].IN1
smac_0[30] => smac_0[30].IN1
smac_0[31] => smac_0[31].IN1
smac_0[32] => smac_0[32].IN1
smac_0[33] => smac_0[33].IN1
smac_0[34] => smac_0[34].IN1
smac_0[35] => smac_0[35].IN1
smac_0[36] => smac_0[36].IN1
smac_0[37] => smac_0[37].IN1
smac_0[38] => smac_0[38].IN1
smac_0[39] => smac_0[39].IN1
smac_0[40] => smac_0[40].IN1
smac_0[41] => smac_0[41].IN1
smac_0[42] => smac_0[42].IN1
smac_0[43] => smac_0[43].IN1
smac_0[44] => smac_0[44].IN1
smac_0[45] => smac_0[45].IN1
smac_0[46] => smac_0[46].IN1
smac_0[47] => smac_0[47].IN1
smac_1[0] => smac_1[0].IN1
smac_1[1] => smac_1[1].IN1
smac_1[2] => smac_1[2].IN1
smac_1[3] => smac_1[3].IN1
smac_1[4] => smac_1[4].IN1
smac_1[5] => smac_1[5].IN1
smac_1[6] => smac_1[6].IN1
smac_1[7] => smac_1[7].IN1
smac_1[8] => smac_1[8].IN1
smac_1[9] => smac_1[9].IN1
smac_1[10] => smac_1[10].IN1
smac_1[11] => smac_1[11].IN1
smac_1[12] => smac_1[12].IN1
smac_1[13] => smac_1[13].IN1
smac_1[14] => smac_1[14].IN1
smac_1[15] => smac_1[15].IN1
smac_1[16] => smac_1[16].IN1
smac_1[17] => smac_1[17].IN1
smac_1[18] => smac_1[18].IN1
smac_1[19] => smac_1[19].IN1
smac_1[20] => smac_1[20].IN1
smac_1[21] => smac_1[21].IN1
smac_1[22] => smac_1[22].IN1
smac_1[23] => smac_1[23].IN1
smac_1[24] => smac_1[24].IN1
smac_1[25] => smac_1[25].IN1
smac_1[26] => smac_1[26].IN1
smac_1[27] => smac_1[27].IN1
smac_1[28] => smac_1[28].IN1
smac_1[29] => smac_1[29].IN1
smac_1[30] => smac_1[30].IN1
smac_1[31] => smac_1[31].IN1
smac_1[32] => smac_1[32].IN1
smac_1[33] => smac_1[33].IN1
smac_1[34] => smac_1[34].IN1
smac_1[35] => smac_1[35].IN1
smac_1[36] => smac_1[36].IN1
smac_1[37] => smac_1[37].IN1
smac_1[38] => smac_1[38].IN1
smac_1[39] => smac_1[39].IN1
smac_1[40] => smac_1[40].IN1
smac_1[41] => smac_1[41].IN1
smac_1[42] => smac_1[42].IN1
smac_1[43] => smac_1[43].IN1
smac_1[44] => smac_1[44].IN1
smac_1[45] => smac_1[45].IN1
smac_1[46] => smac_1[46].IN1
smac_1[47] => smac_1[47].IN1
smac_2[0] => smac_2[0].IN1
smac_2[1] => smac_2[1].IN1
smac_2[2] => smac_2[2].IN1
smac_2[3] => smac_2[3].IN1
smac_2[4] => smac_2[4].IN1
smac_2[5] => smac_2[5].IN1
smac_2[6] => smac_2[6].IN1
smac_2[7] => smac_2[7].IN1
smac_2[8] => smac_2[8].IN1
smac_2[9] => smac_2[9].IN1
smac_2[10] => smac_2[10].IN1
smac_2[11] => smac_2[11].IN1
smac_2[12] => smac_2[12].IN1
smac_2[13] => smac_2[13].IN1
smac_2[14] => smac_2[14].IN1
smac_2[15] => smac_2[15].IN1
smac_2[16] => smac_2[16].IN1
smac_2[17] => smac_2[17].IN1
smac_2[18] => smac_2[18].IN1
smac_2[19] => smac_2[19].IN1
smac_2[20] => smac_2[20].IN1
smac_2[21] => smac_2[21].IN1
smac_2[22] => smac_2[22].IN1
smac_2[23] => smac_2[23].IN1
smac_2[24] => smac_2[24].IN1
smac_2[25] => smac_2[25].IN1
smac_2[26] => smac_2[26].IN1
smac_2[27] => smac_2[27].IN1
smac_2[28] => smac_2[28].IN1
smac_2[29] => smac_2[29].IN1
smac_2[30] => smac_2[30].IN1
smac_2[31] => smac_2[31].IN1
smac_2[32] => smac_2[32].IN1
smac_2[33] => smac_2[33].IN1
smac_2[34] => smac_2[34].IN1
smac_2[35] => smac_2[35].IN1
smac_2[36] => smac_2[36].IN1
smac_2[37] => smac_2[37].IN1
smac_2[38] => smac_2[38].IN1
smac_2[39] => smac_2[39].IN1
smac_2[40] => smac_2[40].IN1
smac_2[41] => smac_2[41].IN1
smac_2[42] => smac_2[42].IN1
smac_2[43] => smac_2[43].IN1
smac_2[44] => smac_2[44].IN1
smac_2[45] => smac_2[45].IN1
smac_2[46] => smac_2[46].IN1
smac_2[47] => smac_2[47].IN1
smac_3[0] => smac_3[0].IN1
smac_3[1] => smac_3[1].IN1
smac_3[2] => smac_3[2].IN1
smac_3[3] => smac_3[3].IN1
smac_3[4] => smac_3[4].IN1
smac_3[5] => smac_3[5].IN1
smac_3[6] => smac_3[6].IN1
smac_3[7] => smac_3[7].IN1
smac_3[8] => smac_3[8].IN1
smac_3[9] => smac_3[9].IN1
smac_3[10] => smac_3[10].IN1
smac_3[11] => smac_3[11].IN1
smac_3[12] => smac_3[12].IN1
smac_3[13] => smac_3[13].IN1
smac_3[14] => smac_3[14].IN1
smac_3[15] => smac_3[15].IN1
smac_3[16] => smac_3[16].IN1
smac_3[17] => smac_3[17].IN1
smac_3[18] => smac_3[18].IN1
smac_3[19] => smac_3[19].IN1
smac_3[20] => smac_3[20].IN1
smac_3[21] => smac_3[21].IN1
smac_3[22] => smac_3[22].IN1
smac_3[23] => smac_3[23].IN1
smac_3[24] => smac_3[24].IN1
smac_3[25] => smac_3[25].IN1
smac_3[26] => smac_3[26].IN1
smac_3[27] => smac_3[27].IN1
smac_3[28] => smac_3[28].IN1
smac_3[29] => smac_3[29].IN1
smac_3[30] => smac_3[30].IN1
smac_3[31] => smac_3[31].IN1
smac_3[32] => smac_3[32].IN1
smac_3[33] => smac_3[33].IN1
smac_3[34] => smac_3[34].IN1
smac_3[35] => smac_3[35].IN1
smac_3[36] => smac_3[36].IN1
smac_3[37] => smac_3[37].IN1
smac_3[38] => smac_3[38].IN1
smac_3[39] => smac_3[39].IN1
smac_3[40] => smac_3[40].IN1
smac_3[41] => smac_3[41].IN1
smac_3[42] => smac_3[42].IN1
smac_3[43] => smac_3[43].IN1
smac_3[44] => smac_3[44].IN1
smac_3[45] => smac_3[45].IN1
smac_3[46] => smac_3[46].IN1
smac_3[47] => smac_3[47].IN1
tx_shift16 => tx_shift16.IN1
rx_shift16 => rx_shift16.IN1
sw_reset => sw_reset.IN1
rx_reset_done <= altera_tse_top_w_fifo:U_MAC.rx_reset_done
rx_total_lgth[0] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[1] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[2] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[3] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[4] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[5] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[6] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[7] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[8] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[9] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[10] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[11] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[12] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[13] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[14] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_lgth[15] <= altera_tse_top_w_fifo:U_MAC.rx_total_lgth
rx_total_val <= altera_tse_top_w_fifo:U_MAC.rx_total_val
rx_frm_stat_ena <= altera_tse_top_w_fifo:U_MAC.rx_frm_stat_ena
rx_frm_stat_val <= altera_tse_top_w_fifo:U_MAC.rx_frm_stat_val
rx_frm_err <= altera_tse_top_w_fifo:U_MAC.rx_frm_err
rx_frm_crc_err <= altera_tse_top_w_fifo:U_MAC.rx_frm_crc_err
rx_frm_length[0] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[1] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[2] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[3] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[4] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[5] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[6] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[7] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[8] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[9] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[10] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[11] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[12] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[13] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[14] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_length[15] <= altera_tse_top_w_fifo:U_MAC.rx_frm_length
rx_frm_vlan <= altera_tse_top_w_fifo:U_MAC.rx_frm_vlan
rx_frm_stack_vlan <= altera_tse_top_w_fifo:U_MAC.rx_frm_stack_vlan
rx_frm_unicast <= altera_tse_top_w_fifo:U_MAC.rx_frm_unicast
rx_frm_broadcast <= altera_tse_top_w_fifo:U_MAC.rx_frm_broadcast
rx_frm_mltcast <= altera_tse_top_w_fifo:U_MAC.rx_frm_mltcast
pause_rcv <= altera_tse_top_w_fifo:U_MAC.pause_rcv
frm_align_err <= altera_tse_top_w_fifo:U_MAC.frm_align_err
frm_crc_err <= altera_tse_top_w_fifo:U_MAC.frm_crc_err
long_crc_err <= altera_tse_top_w_fifo:U_MAC.long_crc_err
short_crc_err <= altera_tse_top_w_fifo:U_MAC.short_crc_err
frm_discard <= altera_tse_top_w_fifo:U_MAC.frm_discard
tx_frm_stat_val <= altera_tse_top_w_fifo:U_MAC.tx_frm_stat_val
tx_frm_err <= altera_tse_top_w_fifo:U_MAC.tx_frm_err
tx_frm_length[0] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[1] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[2] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[3] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[4] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[5] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[6] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[7] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[8] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[9] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[10] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[11] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[12] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[13] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[14] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_length[15] <= altera_tse_top_w_fifo:U_MAC.tx_frm_length
tx_frm_unicast <= altera_tse_top_w_fifo:U_MAC.tx_frm_unicast
tx_frm_broadcast <= altera_tse_top_w_fifo:U_MAC.tx_frm_broadcast
tx_frm_mltcast <= altera_tse_top_w_fifo:U_MAC.tx_frm_mltcast
excess_col <= altera_tse_top_w_fifo:U_MAC.excess_col
late_col <= altera_tse_top_w_fifo:U_MAC.late_col
pause_tx <= altera_tse_top_w_fifo:U_MAC.pause_tx
tx_addr_ins => tx_addr_ins.IN1
tx_addr_sel[0] => tx_addr_sel[0].IN1
tx_addr_sel[1] => tx_addr_sel[1].IN1
tx_addr_sel[2] => tx_addr_sel[2].IN1
enable_tx => enable_tx.IN1
tx_ipg_len[0] => tx_ipg_len[0].IN1
tx_ipg_len[1] => tx_ipg_len[1].IN1
tx_ipg_len[2] => tx_ipg_len[2].IN1
tx_ipg_len[3] => tx_ipg_len[3].IN1
tx_ipg_len[4] => tx_ipg_len[4].IN1
tx_crc_fwd => tx_crc_fwd.IN1
tx_crc_fwd_in => tx_crc_fwd_sig.DATAA
gmii_loopback => gmii_loopback.IN1
enable_rx => enable_rx.IN1
no_lgth_check => no_lgth_check.IN1
rx_err_frm_disc => rx_err_frm_disc.IN1
frm_length_max[0] => frm_length_max[0].IN1
frm_length_max[1] => frm_length_max[1].IN1
frm_length_max[2] => frm_length_max[2].IN1
frm_length_max[3] => frm_length_max[3].IN1
frm_length_max[4] => frm_length_max[4].IN1
frm_length_max[5] => frm_length_max[5].IN1
frm_length_max[6] => frm_length_max[6].IN1
frm_length_max[7] => frm_length_max[7].IN1
frm_length_max[8] => frm_length_max[8].IN1
frm_length_max[9] => frm_length_max[9].IN1
frm_length_max[10] => frm_length_max[10].IN1
frm_length_max[11] => frm_length_max[11].IN1
frm_length_max[12] => frm_length_max[12].IN1
frm_length_max[13] => frm_length_max[13].IN1
frm_length_max[14] => frm_length_max[14].IN1
frm_length_max[15] => frm_length_max[15].IN1
promis_en => promis_en.IN1
crc_fwd => crc_fwd.IN1
pad_ena => pad_ena.IN1
half_duplex_ena => half_duplex_ena.IN1
ethernet_mode => ethernet_mode_sig.IN5
magic_ena => magic_ena.IN1
sleep_ena => sleep_ena.IN1
magic_detect <= altera_tse_top_w_fifo:U_MAC.magic_detect
cmd_frm_ena => cmd_frm_ena.IN1
pause_quant[0] => pause_quant[0].IN1
pause_quant[1] => pause_quant[1].IN1
pause_quant[2] => pause_quant[2].IN1
pause_quant[3] => pause_quant[3].IN1
pause_quant[4] => pause_quant[4].IN1
pause_quant[5] => pause_quant[5].IN1
pause_quant[6] => pause_quant[6].IN1
pause_quant[7] => pause_quant[7].IN1
pause_quant[8] => pause_quant[8].IN1
pause_quant[9] => pause_quant[9].IN1
pause_quant[10] => pause_quant[10].IN1
pause_quant[11] => pause_quant[11].IN1
pause_quant[12] => pause_quant[12].IN1
pause_quant[13] => pause_quant[13].IN1
pause_quant[14] => pause_quant[14].IN1
pause_quant[15] => pause_quant[15].IN1
pause_fwd => pause_fwd.IN1
pause_ignore => pause_ignore.IN1
holdoff_quant[0] => holdoff_quant[0].IN1
holdoff_quant[1] => holdoff_quant[1].IN1
holdoff_quant[2] => holdoff_quant[2].IN1
holdoff_quant[3] => holdoff_quant[3].IN1
holdoff_quant[4] => holdoff_quant[4].IN1
holdoff_quant[5] => holdoff_quant[5].IN1
holdoff_quant[6] => holdoff_quant[6].IN1
holdoff_quant[7] => holdoff_quant[7].IN1
holdoff_quant[8] => holdoff_quant[8].IN1
holdoff_quant[9] => holdoff_quant[9].IN1
holdoff_quant[10] => holdoff_quant[10].IN1
holdoff_quant[11] => holdoff_quant[11].IN1
holdoff_quant[12] => holdoff_quant[12].IN1
holdoff_quant[13] => holdoff_quant[13].IN1
holdoff_quant[14] => holdoff_quant[14].IN1
holdoff_quant[15] => holdoff_quant[15].IN1
eccstatus_lbff[0] <= altera_tse_loopback_ff:U_LBFF.eccstatus
eccstatus_lbff[1] <= altera_tse_loopback_ff:U_LBFF.eccstatus
eccstatus_rxff[0] <= altera_tse_top_w_fifo:U_MAC.eccstatus_rxff
eccstatus_rxff[1] <= altera_tse_top_w_fifo:U_MAC.eccstatus_rxff
eccstatus_txff[0] <= altera_tse_top_w_fifo:U_MAC.eccstatus_txff
eccstatus_txff[1] <= altera_tse_top_w_fifo:U_MAC.eccstatus_txff
eccstatus_hash[0] <= altera_tse_top_w_fifo:U_MAC.eccstatus_hash
eccstatus_hash[1] <= altera_tse_top_w_fifo:U_MAC.eccstatus_hash
mhash_sel => mhash_sel.IN1
hash_wren => hash_wren.IN1
hash_wdata => hash_wdata.IN1
hash_waddr[0] => hash_waddr[0].IN1
hash_waddr[1] => hash_waddr[1].IN1
hash_waddr[2] => hash_waddr[2].IN1
hash_waddr[3] => hash_waddr[3].IN1
hash_waddr[4] => hash_waddr[4].IN1
hash_waddr[5] => hash_waddr[5].IN1


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT
reset_rx_clk => rxclk_ena~reg0.ACLR
reset_rx_clk => rxclk_ena_i.ACLR
reset_rx_clk => _.IN1
reset_tx_clk => txclk_ena~reg0.ACLR
reset_tx_clk => txclk_ena_i.ACLR
reset_tx_clk => _.IN1
ethernet_mode => ethernet_mode.IN2
rx_clk => rx_clk.IN1
tx_clk => tx_clk.IN1
rx_clkena => rxclk_ena.IN1
rx_clkena => rxclk_ena.DATAB
rx_clkena => rxclk_ena_i.ENA
tx_clkena => txclk_ena.IN1
tx_clkena => txclk_ena.DATAB
tx_clkena => txclk_ena_i.ENA
rxclk_ena <= rxclk_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
txclk_ena <= txclk_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX
reset => mii_rxerr_o~reg0.ACLR
reset => mii_rxdv_o~reg0.ACLR
reset => mii_rxd_o[0]~reg0.ACLR
reset => mii_rxd_o[1]~reg0.ACLR
reset => mii_rxd_o[2]~reg0.ACLR
reset => mii_rxd_o[3]~reg0.ACLR
reset => mii_rxd_o[4]~reg0.ACLR
reset => mii_rxd_o[5]~reg0.ACLR
reset => mii_rxd_o[6]~reg0.ACLR
reset => mii_rxd_o[7]~reg0.ACLR
reset => alignment_error.ACLR
reset => align_pipeline_1_2.ACLR
reset => packet_in_progress.ACLR
reset => mii_rxerr_reg_2.ACLR
reset => mii_rxdv_reg_2.ACLR
reset => mii_rxd_reg_2[0].ACLR
reset => mii_rxd_reg_2[1].ACLR
reset => mii_rxd_reg_2[2].ACLR
reset => mii_rxd_reg_2[3].ACLR
reset => mii_rxerr_reg_1.ACLR
reset => mii_rxdv_reg_1.ACLR
reset => mii_rxd_reg_1[0].ACLR
reset => mii_rxd_reg_1[1].ACLR
reset => mii_rxd_reg_1[2].ACLR
reset => mii_rxd_reg_1[3].ACLR
reset => mii_rxerr_reg_0.ACLR
reset => mii_rxdv_reg_0.ACLR
reset => mii_rxd_reg_0[0].ACLR
reset => mii_rxd_reg_0[1].ACLR
reset => mii_rxd_reg_0[2].ACLR
reset => mii_rxd_reg_0[3].ACLR
reset => mii_clk_ena.ACLR
rx_clk => mii_rxerr_o~reg0.CLK
rx_clk => mii_rxdv_o~reg0.CLK
rx_clk => mii_rxd_o[0]~reg0.CLK
rx_clk => mii_rxd_o[1]~reg0.CLK
rx_clk => mii_rxd_o[2]~reg0.CLK
rx_clk => mii_rxd_o[3]~reg0.CLK
rx_clk => mii_rxd_o[4]~reg0.CLK
rx_clk => mii_rxd_o[5]~reg0.CLK
rx_clk => mii_rxd_o[6]~reg0.CLK
rx_clk => mii_rxd_o[7]~reg0.CLK
rx_clk => alignment_error.CLK
rx_clk => align_pipeline_1_2.CLK
rx_clk => packet_in_progress.CLK
rx_clk => mii_rxerr_reg_2.CLK
rx_clk => mii_rxdv_reg_2.CLK
rx_clk => mii_rxd_reg_2[0].CLK
rx_clk => mii_rxd_reg_2[1].CLK
rx_clk => mii_rxd_reg_2[2].CLK
rx_clk => mii_rxd_reg_2[3].CLK
rx_clk => mii_rxerr_reg_1.CLK
rx_clk => mii_rxdv_reg_1.CLK
rx_clk => mii_rxd_reg_1[0].CLK
rx_clk => mii_rxd_reg_1[1].CLK
rx_clk => mii_rxd_reg_1[2].CLK
rx_clk => mii_rxd_reg_1[3].CLK
rx_clk => mii_rxerr_reg_0.CLK
rx_clk => mii_rxdv_reg_0.CLK
rx_clk => mii_rxd_reg_0[0].CLK
rx_clk => mii_rxd_reg_0[1].CLK
rx_clk => mii_rxd_reg_0[2].CLK
rx_clk => mii_rxd_reg_0[3].CLK
rx_clk => mii_clk_ena.CLK
clk_ena => always2.IN1
clk_ena => mii_clk_ena.ENA
clk_ena => mii_rxd_reg_0[3].ENA
clk_ena => mii_rxd_reg_0[2].ENA
clk_ena => mii_rxd_reg_0[1].ENA
clk_ena => mii_rxd_reg_0[0].ENA
clk_ena => mii_rxdv_reg_0.ENA
clk_ena => mii_rxerr_reg_0.ENA
clk_ena => mii_rxd_reg_1[3].ENA
clk_ena => mii_rxd_reg_1[2].ENA
clk_ena => mii_rxd_reg_1[1].ENA
clk_ena => mii_rxd_reg_1[0].ENA
clk_ena => mii_rxdv_reg_1.ENA
clk_ena => mii_rxerr_reg_1.ENA
clk_ena => mii_rxd_reg_2[3].ENA
clk_ena => mii_rxd_reg_2[2].ENA
clk_ena => mii_rxd_reg_2[1].ENA
clk_ena => mii_rxd_reg_2[0].ENA
clk_ena => mii_rxdv_reg_2.ENA
clk_ena => mii_rxerr_reg_2.ENA
mii_rxd[0] => mii_rxd_reg_0[0].DATAIN
mii_rxd[1] => mii_rxd_reg_0[1].DATAIN
mii_rxd[2] => mii_rxd_reg_0[2].DATAIN
mii_rxd[3] => mii_rxd_reg_0[3].DATAIN
mii_rxdv => mii_rxdv_reg_0.DATAIN
mii_rxerr => mii_rxerr_reg_0.DATAIN
mii_rxd_o[0] <= mii_rxd_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[1] <= mii_rxd_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[2] <= mii_rxd_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[3] <= mii_rxd_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[4] <= mii_rxd_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[5] <= mii_rxd_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[6] <= mii_rxd_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxd_o[7] <= mii_rxd_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxdv_o <= mii_rxdv_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_rxerr_o <= mii_rxerr_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
mii_align_err <= alignment_error.DB_MAX_OUTPUT_PORT_TYPE
mii_alignment_status <= align_pipeline_1_2.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX
reset => mii_txerr_int.ACLR
reset => mii_txdv_int.ACLR
reset => mii_txd_int[0].ACLR
reset => mii_txd_int[1].ACLR
reset => mii_txd_int[2].ACLR
reset => mii_txd_int[3].ACLR
reset => mii_pos.ACLR
reset => _.IN1
tx_clk => tx_clk.IN1
tx_clkena => mii_txerr_int.ENA
tx_clkena => mii_pos.ENA
tx_clkena => mii_txd_int[3].ENA
tx_clkena => mii_txd_int[2].ENA
tx_clkena => mii_txd_int[1].ENA
tx_clkena => mii_txd_int[0].ENA
tx_clkena => mii_txdv_int.ENA
enan => enan.IN1
mii_txd[0] <= mii_txd_int[0].DB_MAX_OUTPUT_PORT_TYPE
mii_txd[1] <= mii_txd_int[1].DB_MAX_OUTPUT_PORT_TYPE
mii_txd[2] <= mii_txd_int[2].DB_MAX_OUTPUT_PORT_TYPE
mii_txd[3] <= mii_txd_int[3].DB_MAX_OUTPUT_PORT_TYPE
mii_txdv <= mii_txdv_int.DB_MAX_OUTPUT_PORT_TYPE
mii_txerr <= mii_txerr_int.DB_MAX_OUTPUT_PORT_TYPE
mii_txd_i[0] => mii_txd_int.DATAA
mii_txd_i[1] => mii_txd_int.DATAA
mii_txd_i[2] => mii_txd_int.DATAA
mii_txd_i[3] => mii_txd_int.DATAA
mii_txd_i[4] => mii_txd_int.DATAB
mii_txd_i[5] => mii_txd_int.DATAB
mii_txd_i[6] => mii_txd_int.DATAB
mii_txd_i[7] => mii_txd_int.DATAB
mii_txdv_i => mii_pos.OUTPUTSELECT
mii_txdv_i => mii_txdv_int.DATAB
mii_txerr_i => mii_txerr_int.DATAB


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF
reset_rx_clk => gm_rx_d_i_reg[0].ACLR
reset_rx_clk => gm_rx_d_i_reg[1].ACLR
reset_rx_clk => gm_rx_d_i_reg[2].ACLR
reset_rx_clk => gm_rx_d_i_reg[3].ACLR
reset_rx_clk => gm_rx_d_i_reg[4].ACLR
reset_rx_clk => gm_rx_d_i_reg[5].ACLR
reset_rx_clk => gm_rx_d_i_reg[6].ACLR
reset_rx_clk => gm_rx_d_i_reg[7].ACLR
reset_rx_clk => gm_rx_err_i_reg.ACLR
reset_rx_clk => gm_rx_en_i_reg.ACLR
reset_tx_clk => gm_tx_d_reg[0].ACLR
reset_tx_clk => gm_tx_d_reg[1].ACLR
reset_tx_clk => gm_tx_d_reg[2].ACLR
reset_tx_clk => gm_tx_d_reg[3].ACLR
reset_tx_clk => gm_tx_d_reg[4].ACLR
reset_tx_clk => gm_tx_d_reg[5].ACLR
reset_tx_clk => gm_tx_d_reg[6].ACLR
reset_tx_clk => gm_tx_d_reg[7].ACLR
reset_tx_clk => gm_tx_err_reg.ACLR
reset_tx_clk => gm_tx_en_reg.ACLR
reset_tx_clk => _.IN1
ena => ena.IN1
rx_clk => gm_rx_d_i_reg[0].CLK
rx_clk => gm_rx_d_i_reg[1].CLK
rx_clk => gm_rx_d_i_reg[2].CLK
rx_clk => gm_rx_d_i_reg[3].CLK
rx_clk => gm_rx_d_i_reg[4].CLK
rx_clk => gm_rx_d_i_reg[5].CLK
rx_clk => gm_rx_d_i_reg[6].CLK
rx_clk => gm_rx_d_i_reg[7].CLK
rx_clk => gm_rx_err_i_reg.CLK
rx_clk => gm_rx_en_i_reg.CLK
gm_rx_d[0] => gm_rx_d_i_reg[0].DATAIN
gm_rx_d[1] => gm_rx_d_i_reg[1].DATAIN
gm_rx_d[2] => gm_rx_d_i_reg[2].DATAIN
gm_rx_d[3] => gm_rx_d_i_reg[3].DATAIN
gm_rx_d[4] => gm_rx_d_i_reg[4].DATAIN
gm_rx_d[5] => gm_rx_d_i_reg[5].DATAIN
gm_rx_d[6] => gm_rx_d_i_reg[6].DATAIN
gm_rx_d[7] => gm_rx_d_i_reg[7].DATAIN
gm_rx_en => gm_rx_en_i_reg.DATAIN
gm_rx_err => gm_rx_err_i_reg.DATAIN
gm_rx_d_i[0] <= gm_rx_d_i_reg[0].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[1] <= gm_rx_d_i_reg[1].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[2] <= gm_rx_d_i_reg[2].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[3] <= gm_rx_d_i_reg[3].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[4] <= gm_rx_d_i_reg[4].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[5] <= gm_rx_d_i_reg[5].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[6] <= gm_rx_d_i_reg[6].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_d_i[7] <= gm_rx_d_i_reg[7].DB_MAX_OUTPUT_PORT_TYPE
gm_rx_en_i <= gm_rx_en_i_reg.DB_MAX_OUTPUT_PORT_TYPE
gm_rx_err_i <= gm_rx_err_i_reg.DB_MAX_OUTPUT_PORT_TYPE
tx_clk => tx_clk.IN1
gm_tx_d[0] <= gm_tx_d_reg[0].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[1] <= gm_tx_d_reg[1].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[2] <= gm_tx_d_reg[2].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[3] <= gm_tx_d_reg[3].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[4] <= gm_tx_d_reg[4].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[5] <= gm_tx_d_reg[5].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[6] <= gm_tx_d_reg[6].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[7] <= gm_tx_d_reg[7].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_en <= gm_tx_en_reg.DB_MAX_OUTPUT_PORT_TYPE
gm_tx_err <= gm_tx_err_reg.DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d_o[0] => gm_tx_d_reg.DATAB
gm_tx_d_o[1] => gm_tx_d_reg.DATAB
gm_tx_d_o[2] => gm_tx_d_reg.DATAB
gm_tx_d_o[3] => gm_tx_d_reg.DATAB
gm_tx_d_o[4] => gm_tx_d_reg.DATAB
gm_tx_d_o[5] => gm_tx_d_reg.DATAB
gm_tx_d_o[6] => gm_tx_d_reg.DATAB
gm_tx_d_o[7] => gm_tx_d_reg.DATAB
gm_tx_en_o => gm_tx_en_reg.DATAB
gm_tx_err_o => gm_tx_err_reg.DATAB


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF
reset_rx_clk => reset_rx_clk.IN2
reset_tx_clk => reset_tx_clk.IN2
loopback_ena => loopback_ena.IN2
rx_clk => rx_clk.IN3
rx_clkena => rx_clkena.IN1
rx_en => en.DATAA
rx_data[0] => data.DATAA
rx_data[1] => data.DATAA
rx_data[2] => data.DATAA
rx_data[3] => data.DATAA
rx_data[4] => data.DATAA
rx_data[5] => data.DATAA
rx_data[6] => data.DATAA
rx_data[7] => data.DATAA
rx_err => err.DATAA
tx_clk => tx_clk.IN2
tx_clkena => tx_clkena.IN1
lb_en => ff_din[8].IN2
lb_data[0] => ff_din[0].IN1
lb_data[1] => ff_din[1].IN1
lb_data[2] => ff_din[2].IN1
lb_data[3] => ff_din[3].IN1
lb_data[4] => ff_din[4].IN1
lb_data[5] => ff_din[5].IN1
lb_data[6] => ff_din[6].IN1
lb_data[7] => ff_din[7].IN1
lb_err => ff_din[9].IN1
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
en <= en~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
err <= err~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW
reset => state~7.DATAIN
reset => _.IN1
clk => clk.IN1
clkena => state.OUTPUTSELECT
clkena => state.OUTPUTSELECT
clkena => state.OUTPUTSELECT
clkena => state.OUTPUTSELECT
clkena => ff_wren.DATAB
loopback_ena => loopback_ena.IN1
gmii_en => always1.IN0
gmii_en => Selector2.IN3
gmii_en => always1.IN1
gmii_en => nextstate.STM_TYPE_NEXT_FRM.DATAB
ff_afull => always1.IN1
ff_wren <= ff_wren.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|altera_eth_tse_std_synchronizer:U_SYNC_LOOPBACK_ENA
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_wrt_cntl:U_LBW|altera_eth_tse_std_synchronizer:U_SYNC_LOOPBACK_ENA|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN3
wclk_ena => wclk_ena.IN1
wren => wren.IN2
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
rclk => rclk.IN3
rclk_ena => rclk_ena.IN1
rden => rden.IN1
dout[0] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout.DB_MAX_OUTPUT_PORT_TYPE
afull <= afull_flag.DB_MAX_OUTPUT_PORT_TYPE
aempty <= aempty_flag.DB_MAX_OUTPUT_PORT_TYPE
af_threshold[0] => LessThan0.IN5
af_threshold[1] => LessThan0.IN4
af_threshold[2] => LessThan0.IN3
af_threshold[3] => LessThan0.IN2
af_threshold[4] => LessThan0.IN1
ae_threshold[0] => LessThan1.IN5
ae_threshold[1] => LessThan1.IN4
ae_threshold[2] => LessThan1.IN3
ae_threshold[3] => LessThan1.IN2
ae_threshold[4] => LessThan1.IN1
calc_clk => ~NO_FANOUT~
reset_calc_clk => ~NO_FANOUT~
clk_125 => ~NO_FANOUT~
reset_clk_125 => ~NO_FANOUT~
latadj[0] <= <GND>
latadj[1] <= <GND>
latadj[2] <= <GND>
latadj[3] <= <GND>
latadj[4] <= <GND>
latadj[5] <= <GND>
latadj[6] <= <GND>
latadj[7] <= <GND>
latadj[8] <= <GND>
latadj[9] <= <GND>
latadj[10] <= <GND>
latadj[11] <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_83f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_83f1:auto_generated.data_a[0]
data_a[1] => altsyncram_83f1:auto_generated.data_a[1]
data_a[2] => altsyncram_83f1:auto_generated.data_a[2]
data_a[3] => altsyncram_83f1:auto_generated.data_a[3]
data_a[4] => altsyncram_83f1:auto_generated.data_a[4]
data_a[5] => altsyncram_83f1:auto_generated.data_a[5]
data_a[6] => altsyncram_83f1:auto_generated.data_a[6]
data_a[7] => altsyncram_83f1:auto_generated.data_a[7]
data_a[8] => altsyncram_83f1:auto_generated.data_a[8]
data_a[9] => altsyncram_83f1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_83f1:auto_generated.address_a[0]
address_a[1] => altsyncram_83f1:auto_generated.address_a[1]
address_a[2] => altsyncram_83f1:auto_generated.address_a[2]
address_a[3] => altsyncram_83f1:auto_generated.address_a[3]
address_a[4] => altsyncram_83f1:auto_generated.address_a[4]
address_b[0] => altsyncram_83f1:auto_generated.address_b[0]
address_b[1] => altsyncram_83f1:auto_generated.address_b[1]
address_b[2] => altsyncram_83f1:auto_generated.address_b[2]
address_b[3] => altsyncram_83f1:auto_generated.address_b[3]
address_b[4] => altsyncram_83f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_83f1:auto_generated.clock0
clock1 => altsyncram_83f1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_83f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_83f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_83f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_83f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_83f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_83f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_83f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_83f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_83f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_83f1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_83f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_tse_gray_cnt:U_RD
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR
clk => clk.IN5
reset_n => reset_n.IN5
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR
clk => clk.IN5
reset_n => reset_n.IN5
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_a_fifo_24:U_LBFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_tse_lb_read_cntl:U_LBR
reset => ff_gmii_reg.ACLR
reset => state~6.DATAIN
clk => ff_gmii_reg.CLK
clk => state~4.DATAIN
clkena => state.OUTPUTSELECT
clkena => state.OUTPUTSELECT
clkena => state.OUTPUTSELECT
clkena => ff_rden.DATAB
clkena => ff_gmii_reg.ENA
ff_gmii_en => ff_gmii_reg.DATAIN
gmii_en <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
ff_sav => Selector0.IN2
ff_sav => Selector1.IN1
ff_rden <= ff_rden.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_loopback_ff:U_LBFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC
reset_rx_clk => reset_rx_clk.IN3
reset_tx_clk => reset_tx_clk.IN2
reset_ff_rx_clk => reset_ff_rx_clk.IN1
reset_ff_tx_clk => reset_ff_tx_clk.IN1
rx_clk => rx_clk.IN3
rxclk_ena => rxclk_ena.IN2
tx_clk => tx_clk.IN2
txclk_ena => txclk_ena.IN2
reg_clk => reg_clk.IN1
gm_rx_crs => gm_rx_crs.IN1
gm_rx_col => gm_rx_col.IN1
gm_rx_d[0] => gm_rx_d[0].IN1
gm_rx_d[1] => gm_rx_d[1].IN1
gm_rx_d[2] => gm_rx_d[2].IN1
gm_rx_d[3] => gm_rx_d[3].IN1
gm_rx_d[4] => gm_rx_d[4].IN1
gm_rx_d[5] => gm_rx_d[5].IN1
gm_rx_d[6] => gm_rx_d[6].IN1
gm_rx_d[7] => gm_rx_d[7].IN1
gm_rx_en => gm_rx_en.IN1
gm_rx_err => gm_rx_err.IN1
mii_align_err => mii_align_err.IN1
gm_tx_d[0] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[1] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[2] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[3] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[4] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[5] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[6] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_d[7] <= altera_tse_top_1geth:U_GETH.gm_tx_d
gm_tx_en <= altera_tse_top_1geth:U_GETH.gm_tx_en
gm_tx_err <= altera_tse_top_1geth:U_GETH.gm_tx_err
rx_sav_section[0] => rx_sav_section[0].IN1
rx_sav_section[1] => rx_sav_section[1].IN1
rx_sav_section[2] => rx_sav_section[2].IN1
rx_sav_section[3] => rx_sav_section[3].IN1
rx_sav_section[4] => rx_sav_section[4].IN1
rx_sav_section[5] => rx_sav_section[5].IN1
rx_sav_section[6] => rx_sav_section[6].IN1
rx_sav_section[7] => rx_sav_section[7].IN1
rx_sav_section[8] => rx_sav_section[8].IN1
rx_septy_section[0] => rx_septy_section[0].IN1
rx_septy_section[1] => rx_septy_section[1].IN1
rx_septy_section[2] => rx_septy_section[2].IN1
rx_septy_section[3] => rx_septy_section[3].IN1
rx_septy_section[4] => rx_septy_section[4].IN1
rx_septy_section[5] => rx_septy_section[5].IN1
rx_septy_section[6] => rx_septy_section[6].IN1
rx_septy_section[7] => rx_septy_section[7].IN1
rx_septy_section[8] => rx_septy_section[8].IN1
rx_af_level[0] => rx_af_level[0].IN1
rx_af_level[1] => rx_af_level[1].IN1
rx_af_level[2] => rx_af_level[2].IN1
rx_af_level[3] => rx_af_level[3].IN1
rx_af_level[4] => rx_af_level[4].IN1
rx_af_level[5] => rx_af_level[5].IN1
rx_af_level[6] => rx_af_level[6].IN1
rx_af_level[7] => rx_af_level[7].IN1
rx_af_level[8] => rx_af_level[8].IN1
rx_ae_level[0] => rx_ae_level[0].IN1
rx_ae_level[1] => rx_ae_level[1].IN1
rx_ae_level[2] => rx_ae_level[2].IN1
rx_ae_level[3] => rx_ae_level[3].IN1
rx_ae_level[4] => rx_ae_level[4].IN1
rx_ae_level[5] => rx_ae_level[5].IN1
rx_ae_level[6] => rx_ae_level[6].IN1
rx_ae_level[7] => rx_ae_level[7].IN1
rx_ae_level[8] => rx_ae_level[8].IN1
rx_a_full <= rx_afull.DB_MAX_OUTPUT_PORT_TYPE
rx_a_empty <= altera_tse_rx_min_ff:U_RXFF.rx_a_empty
ff_rx_clk => ff_rx_clk.IN1
ff_rx_data[0] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[1] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[2] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[3] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[4] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[5] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[6] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[7] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[8] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[9] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[10] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[11] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[12] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[13] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[14] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[15] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[16] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[17] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[18] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[19] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[20] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[21] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[22] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[23] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[24] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[25] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[26] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[27] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[28] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[29] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[30] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_data[31] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_data
ff_rx_mod[0] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_mod
ff_rx_mod[1] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_mod
ff_rx_sop <= altera_tse_rx_min_ff:U_RXFF.ff_rx_sop
ff_rx_eop <= altera_tse_rx_min_ff:U_RXFF.ff_rx_eop
ff_rx_err <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err
ff_rx_err_stat[0] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[1] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[2] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[3] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[4] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[5] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[6] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[7] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[8] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[9] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[10] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[11] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[12] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[13] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[14] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[15] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[16] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[17] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[18] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[19] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[20] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[21] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_err_stat[22] <= altera_tse_rx_min_ff:U_RXFF.ff_rx_err_stat
ff_rx_rdy => ff_rx_rdy.IN1
ff_rx_ucast <= altera_tse_rx_min_ff:U_RXFF.ff_rx_ucast
ff_rx_bcast <= altera_tse_rx_min_ff:U_RXFF.ff_rx_bcast
ff_rx_mcast <= altera_tse_rx_min_ff:U_RXFF.ff_rx_mcast
ff_rx_vlan <= altera_tse_rx_min_ff:U_RXFF.ff_rx_vlan
ff_rx_dval <= altera_tse_rx_min_ff:U_RXFF.ff_rx_dval
ff_rx_dsav <= altera_tse_rx_min_ff:U_RXFF.ff_rx_dsav
tx_sav_section[0] => tx_sav_section[0].IN1
tx_sav_section[1] => tx_sav_section[1].IN1
tx_sav_section[2] => tx_sav_section[2].IN1
tx_sav_section[3] => tx_sav_section[3].IN1
tx_sav_section[4] => tx_sav_section[4].IN1
tx_sav_section[5] => tx_sav_section[5].IN1
tx_sav_section[6] => tx_sav_section[6].IN1
tx_sav_section[7] => tx_sav_section[7].IN1
tx_sav_section[8] => tx_sav_section[8].IN1
tx_septy_section[0] => tx_septy_section[0].IN1
tx_septy_section[1] => tx_septy_section[1].IN1
tx_septy_section[2] => tx_septy_section[2].IN1
tx_septy_section[3] => tx_septy_section[3].IN1
tx_septy_section[4] => tx_septy_section[4].IN1
tx_septy_section[5] => tx_septy_section[5].IN1
tx_septy_section[6] => tx_septy_section[6].IN1
tx_septy_section[7] => tx_septy_section[7].IN1
tx_septy_section[8] => tx_septy_section[8].IN1
tx_af_level[0] => tx_af_level[0].IN1
tx_af_level[1] => tx_af_level[1].IN1
tx_af_level[2] => tx_af_level[2].IN1
tx_af_level[3] => tx_af_level[3].IN1
tx_af_level[4] => tx_af_level[4].IN1
tx_af_level[5] => tx_af_level[5].IN1
tx_af_level[6] => tx_af_level[6].IN1
tx_af_level[7] => tx_af_level[7].IN1
tx_af_level[8] => tx_af_level[8].IN1
tx_ae_level[0] => tx_ae_level[0].IN1
tx_ae_level[1] => tx_ae_level[1].IN1
tx_ae_level[2] => tx_ae_level[2].IN1
tx_ae_level[3] => tx_ae_level[3].IN1
tx_ae_level[4] => tx_ae_level[4].IN1
tx_ae_level[5] => tx_ae_level[5].IN1
tx_ae_level[6] => tx_ae_level[6].IN1
tx_ae_level[7] => tx_ae_level[7].IN1
tx_ae_level[8] => tx_ae_level[8].IN1
tx_a_full <= altera_tse_tx_min_ff:U_TXFF.tx_a_full
tx_a_empty <= altera_tse_tx_min_ff:U_TXFF.tx_a_empty
ff_tx_clk => ff_tx_clk.IN1
ff_tx_data[0] => ff_tx_data[0].IN1
ff_tx_data[1] => ff_tx_data[1].IN1
ff_tx_data[2] => ff_tx_data[2].IN1
ff_tx_data[3] => ff_tx_data[3].IN1
ff_tx_data[4] => ff_tx_data[4].IN1
ff_tx_data[5] => ff_tx_data[5].IN1
ff_tx_data[6] => ff_tx_data[6].IN1
ff_tx_data[7] => ff_tx_data[7].IN1
ff_tx_data[8] => ff_tx_data[8].IN1
ff_tx_data[9] => ff_tx_data[9].IN1
ff_tx_data[10] => ff_tx_data[10].IN1
ff_tx_data[11] => ff_tx_data[11].IN1
ff_tx_data[12] => ff_tx_data[12].IN1
ff_tx_data[13] => ff_tx_data[13].IN1
ff_tx_data[14] => ff_tx_data[14].IN1
ff_tx_data[15] => ff_tx_data[15].IN1
ff_tx_data[16] => ff_tx_data[16].IN1
ff_tx_data[17] => ff_tx_data[17].IN1
ff_tx_data[18] => ff_tx_data[18].IN1
ff_tx_data[19] => ff_tx_data[19].IN1
ff_tx_data[20] => ff_tx_data[20].IN1
ff_tx_data[21] => ff_tx_data[21].IN1
ff_tx_data[22] => ff_tx_data[22].IN1
ff_tx_data[23] => ff_tx_data[23].IN1
ff_tx_data[24] => ff_tx_data[24].IN1
ff_tx_data[25] => ff_tx_data[25].IN1
ff_tx_data[26] => ff_tx_data[26].IN1
ff_tx_data[27] => ff_tx_data[27].IN1
ff_tx_data[28] => ff_tx_data[28].IN1
ff_tx_data[29] => ff_tx_data[29].IN1
ff_tx_data[30] => ff_tx_data[30].IN1
ff_tx_data[31] => ff_tx_data[31].IN1
ff_tx_mod[0] => ff_tx_mod[0].IN1
ff_tx_mod[1] => ff_tx_mod[1].IN1
ff_tx_sop => ff_tx_sop.IN1
ff_tx_eop => ff_tx_eop.IN1
ff_tx_err => ff_tx_err.IN1
ff_tx_wren => ff_tx_wren.IN1
ff_tx_rdy <= altera_tse_tx_min_ff:U_TXFF.ff_tx_rdy
ff_tx_septy <= altera_tse_tx_min_ff:U_TXFF.ff_tx_septy
tx_ff_uflow <= altera_tse_top_1geth:U_GETH.tx_ff_uflow
xoff_gen => xoff_gen.IN1
xon_gen => xon_gen.IN1
mac_addr[0] => mac_addr[0].IN2
mac_addr[1] => mac_addr[1].IN2
mac_addr[2] => mac_addr[2].IN2
mac_addr[3] => mac_addr[3].IN2
mac_addr[4] => mac_addr[4].IN2
mac_addr[5] => mac_addr[5].IN2
mac_addr[6] => mac_addr[6].IN2
mac_addr[7] => mac_addr[7].IN2
mac_addr[8] => mac_addr[8].IN2
mac_addr[9] => mac_addr[9].IN2
mac_addr[10] => mac_addr[10].IN2
mac_addr[11] => mac_addr[11].IN2
mac_addr[12] => mac_addr[12].IN2
mac_addr[13] => mac_addr[13].IN2
mac_addr[14] => mac_addr[14].IN2
mac_addr[15] => mac_addr[15].IN2
mac_addr[16] => mac_addr[16].IN2
mac_addr[17] => mac_addr[17].IN2
mac_addr[18] => mac_addr[18].IN2
mac_addr[19] => mac_addr[19].IN2
mac_addr[20] => mac_addr[20].IN2
mac_addr[21] => mac_addr[21].IN2
mac_addr[22] => mac_addr[22].IN2
mac_addr[23] => mac_addr[23].IN2
mac_addr[24] => mac_addr[24].IN2
mac_addr[25] => mac_addr[25].IN2
mac_addr[26] => mac_addr[26].IN2
mac_addr[27] => mac_addr[27].IN2
mac_addr[28] => mac_addr[28].IN2
mac_addr[29] => mac_addr[29].IN2
mac_addr[30] => mac_addr[30].IN2
mac_addr[31] => mac_addr[31].IN2
mac_addr[32] => mac_addr[32].IN2
mac_addr[33] => mac_addr[33].IN2
mac_addr[34] => mac_addr[34].IN2
mac_addr[35] => mac_addr[35].IN2
mac_addr[36] => mac_addr[36].IN2
mac_addr[37] => mac_addr[37].IN2
mac_addr[38] => mac_addr[38].IN2
mac_addr[39] => mac_addr[39].IN2
mac_addr[40] => mac_addr[40].IN2
mac_addr[41] => mac_addr[41].IN2
mac_addr[42] => mac_addr[42].IN2
mac_addr[43] => mac_addr[43].IN2
mac_addr[44] => mac_addr[44].IN2
mac_addr[45] => mac_addr[45].IN2
mac_addr[46] => mac_addr[46].IN2
mac_addr[47] => mac_addr[47].IN2
smac_0[0] => smac_0[0].IN2
smac_0[1] => smac_0[1].IN2
smac_0[2] => smac_0[2].IN2
smac_0[3] => smac_0[3].IN2
smac_0[4] => smac_0[4].IN2
smac_0[5] => smac_0[5].IN2
smac_0[6] => smac_0[6].IN2
smac_0[7] => smac_0[7].IN2
smac_0[8] => smac_0[8].IN2
smac_0[9] => smac_0[9].IN2
smac_0[10] => smac_0[10].IN2
smac_0[11] => smac_0[11].IN2
smac_0[12] => smac_0[12].IN2
smac_0[13] => smac_0[13].IN2
smac_0[14] => smac_0[14].IN2
smac_0[15] => smac_0[15].IN2
smac_0[16] => smac_0[16].IN2
smac_0[17] => smac_0[17].IN2
smac_0[18] => smac_0[18].IN2
smac_0[19] => smac_0[19].IN2
smac_0[20] => smac_0[20].IN2
smac_0[21] => smac_0[21].IN2
smac_0[22] => smac_0[22].IN2
smac_0[23] => smac_0[23].IN2
smac_0[24] => smac_0[24].IN2
smac_0[25] => smac_0[25].IN2
smac_0[26] => smac_0[26].IN2
smac_0[27] => smac_0[27].IN2
smac_0[28] => smac_0[28].IN2
smac_0[29] => smac_0[29].IN2
smac_0[30] => smac_0[30].IN2
smac_0[31] => smac_0[31].IN2
smac_0[32] => smac_0[32].IN2
smac_0[33] => smac_0[33].IN2
smac_0[34] => smac_0[34].IN2
smac_0[35] => smac_0[35].IN2
smac_0[36] => smac_0[36].IN2
smac_0[37] => smac_0[37].IN2
smac_0[38] => smac_0[38].IN2
smac_0[39] => smac_0[39].IN2
smac_0[40] => smac_0[40].IN2
smac_0[41] => smac_0[41].IN2
smac_0[42] => smac_0[42].IN2
smac_0[43] => smac_0[43].IN2
smac_0[44] => smac_0[44].IN2
smac_0[45] => smac_0[45].IN2
smac_0[46] => smac_0[46].IN2
smac_0[47] => smac_0[47].IN2
smac_1[0] => smac_1[0].IN2
smac_1[1] => smac_1[1].IN2
smac_1[2] => smac_1[2].IN2
smac_1[3] => smac_1[3].IN2
smac_1[4] => smac_1[4].IN2
smac_1[5] => smac_1[5].IN2
smac_1[6] => smac_1[6].IN2
smac_1[7] => smac_1[7].IN2
smac_1[8] => smac_1[8].IN2
smac_1[9] => smac_1[9].IN2
smac_1[10] => smac_1[10].IN2
smac_1[11] => smac_1[11].IN2
smac_1[12] => smac_1[12].IN2
smac_1[13] => smac_1[13].IN2
smac_1[14] => smac_1[14].IN2
smac_1[15] => smac_1[15].IN2
smac_1[16] => smac_1[16].IN2
smac_1[17] => smac_1[17].IN2
smac_1[18] => smac_1[18].IN2
smac_1[19] => smac_1[19].IN2
smac_1[20] => smac_1[20].IN2
smac_1[21] => smac_1[21].IN2
smac_1[22] => smac_1[22].IN2
smac_1[23] => smac_1[23].IN2
smac_1[24] => smac_1[24].IN2
smac_1[25] => smac_1[25].IN2
smac_1[26] => smac_1[26].IN2
smac_1[27] => smac_1[27].IN2
smac_1[28] => smac_1[28].IN2
smac_1[29] => smac_1[29].IN2
smac_1[30] => smac_1[30].IN2
smac_1[31] => smac_1[31].IN2
smac_1[32] => smac_1[32].IN2
smac_1[33] => smac_1[33].IN2
smac_1[34] => smac_1[34].IN2
smac_1[35] => smac_1[35].IN2
smac_1[36] => smac_1[36].IN2
smac_1[37] => smac_1[37].IN2
smac_1[38] => smac_1[38].IN2
smac_1[39] => smac_1[39].IN2
smac_1[40] => smac_1[40].IN2
smac_1[41] => smac_1[41].IN2
smac_1[42] => smac_1[42].IN2
smac_1[43] => smac_1[43].IN2
smac_1[44] => smac_1[44].IN2
smac_1[45] => smac_1[45].IN2
smac_1[46] => smac_1[46].IN2
smac_1[47] => smac_1[47].IN2
smac_2[0] => smac_2[0].IN2
smac_2[1] => smac_2[1].IN2
smac_2[2] => smac_2[2].IN2
smac_2[3] => smac_2[3].IN2
smac_2[4] => smac_2[4].IN2
smac_2[5] => smac_2[5].IN2
smac_2[6] => smac_2[6].IN2
smac_2[7] => smac_2[7].IN2
smac_2[8] => smac_2[8].IN2
smac_2[9] => smac_2[9].IN2
smac_2[10] => smac_2[10].IN2
smac_2[11] => smac_2[11].IN2
smac_2[12] => smac_2[12].IN2
smac_2[13] => smac_2[13].IN2
smac_2[14] => smac_2[14].IN2
smac_2[15] => smac_2[15].IN2
smac_2[16] => smac_2[16].IN2
smac_2[17] => smac_2[17].IN2
smac_2[18] => smac_2[18].IN2
smac_2[19] => smac_2[19].IN2
smac_2[20] => smac_2[20].IN2
smac_2[21] => smac_2[21].IN2
smac_2[22] => smac_2[22].IN2
smac_2[23] => smac_2[23].IN2
smac_2[24] => smac_2[24].IN2
smac_2[25] => smac_2[25].IN2
smac_2[26] => smac_2[26].IN2
smac_2[27] => smac_2[27].IN2
smac_2[28] => smac_2[28].IN2
smac_2[29] => smac_2[29].IN2
smac_2[30] => smac_2[30].IN2
smac_2[31] => smac_2[31].IN2
smac_2[32] => smac_2[32].IN2
smac_2[33] => smac_2[33].IN2
smac_2[34] => smac_2[34].IN2
smac_2[35] => smac_2[35].IN2
smac_2[36] => smac_2[36].IN2
smac_2[37] => smac_2[37].IN2
smac_2[38] => smac_2[38].IN2
smac_2[39] => smac_2[39].IN2
smac_2[40] => smac_2[40].IN2
smac_2[41] => smac_2[41].IN2
smac_2[42] => smac_2[42].IN2
smac_2[43] => smac_2[43].IN2
smac_2[44] => smac_2[44].IN2
smac_2[45] => smac_2[45].IN2
smac_2[46] => smac_2[46].IN2
smac_2[47] => smac_2[47].IN2
smac_3[0] => smac_3[0].IN2
smac_3[1] => smac_3[1].IN2
smac_3[2] => smac_3[2].IN2
smac_3[3] => smac_3[3].IN2
smac_3[4] => smac_3[4].IN2
smac_3[5] => smac_3[5].IN2
smac_3[6] => smac_3[6].IN2
smac_3[7] => smac_3[7].IN2
smac_3[8] => smac_3[8].IN2
smac_3[9] => smac_3[9].IN2
smac_3[10] => smac_3[10].IN2
smac_3[11] => smac_3[11].IN2
smac_3[12] => smac_3[12].IN2
smac_3[13] => smac_3[13].IN2
smac_3[14] => smac_3[14].IN2
smac_3[15] => smac_3[15].IN2
smac_3[16] => smac_3[16].IN2
smac_3[17] => smac_3[17].IN2
smac_3[18] => smac_3[18].IN2
smac_3[19] => smac_3[19].IN2
smac_3[20] => smac_3[20].IN2
smac_3[21] => smac_3[21].IN2
smac_3[22] => smac_3[22].IN2
smac_3[23] => smac_3[23].IN2
smac_3[24] => smac_3[24].IN2
smac_3[25] => smac_3[25].IN2
smac_3[26] => smac_3[26].IN2
smac_3[27] => smac_3[27].IN2
smac_3[28] => smac_3[28].IN2
smac_3[29] => smac_3[29].IN2
smac_3[30] => smac_3[30].IN2
smac_3[31] => smac_3[31].IN2
smac_3[32] => smac_3[32].IN2
smac_3[33] => smac_3[33].IN2
smac_3[34] => smac_3[34].IN2
smac_3[35] => smac_3[35].IN2
smac_3[36] => smac_3[36].IN2
smac_3[37] => smac_3[37].IN2
smac_3[38] => smac_3[38].IN2
smac_3[39] => smac_3[39].IN2
smac_3[40] => smac_3[40].IN2
smac_3[41] => smac_3[41].IN2
smac_3[42] => smac_3[42].IN2
smac_3[43] => smac_3[43].IN2
smac_3[44] => smac_3[44].IN2
smac_3[45] => smac_3[45].IN2
smac_3[46] => smac_3[46].IN2
smac_3[47] => smac_3[47].IN2
tx_shift16 => tx_shift16.IN1
rx_shift16 => rx_shift16.IN1
sw_reset => sw_reset.IN3
rx_reset_done <= altera_tse_rx_min_ff:U_RXFF.sw_reset_done
rx_total_lgth[0] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[1] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[2] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[3] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[4] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[5] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[6] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[7] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[8] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[9] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[10] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[11] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[12] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[13] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[14] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_lgth[15] <= altera_tse_top_1geth:U_GETH.rx_total_lgth
rx_total_val <= altera_tse_top_1geth:U_GETH.rx_total_val
rx_frm_stat_ena <= altera_tse_top_1geth:U_GETH.rx_frm_stat_ena
rx_frm_stat_val <= altera_tse_top_1geth:U_GETH.rx_frm_stat_val
rx_frm_err <= altera_tse_top_1geth:U_GETH.rx_frm_err
rx_frm_crc_err <= altera_tse_top_1geth:U_GETH.rx_frm_crc_err
rx_frm_length[0] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[1] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[2] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[3] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[4] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[5] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[6] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[7] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[8] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[9] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[10] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[11] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[12] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[13] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[14] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_length[15] <= altera_tse_top_1geth:U_GETH.rx_frm_length
rx_frm_vlan <= altera_tse_top_1geth:U_GETH.rx_frm_vlan
rx_frm_stack_vlan <= altera_tse_top_1geth:U_GETH.rx_frm_stack_vlan
rx_frm_unicast <= altera_tse_top_1geth:U_GETH.rx_frm_unicast
rx_frm_broadcast <= altera_tse_top_1geth:U_GETH.rx_frm_broadcast
rx_frm_mltcast <= altera_tse_top_1geth:U_GETH.rx_frm_mltcast
pause_rcv <= altera_tse_top_1geth:U_GETH.pause_rcv
frm_align_err <= altera_tse_top_1geth:U_GETH.frm_align_err
frm_crc_err <= altera_tse_top_1geth:U_GETH.frm_crc_err
long_crc_err <= altera_tse_top_1geth:U_GETH.long_crc_err
short_crc_err <= altera_tse_top_1geth:U_GETH.short_crc_err
frm_discard <= altera_tse_top_1geth:U_GETH.frm_discard
tx_frm_stat_val <= altera_tse_top_1geth:U_GETH.tx_frm_stat_val
tx_frm_err <= altera_tse_top_1geth:U_GETH.tx_frm_err
tx_frm_length[0] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[1] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[2] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[3] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[4] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[5] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[6] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[7] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[8] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[9] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[10] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[11] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[12] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[13] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[14] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_length[15] <= altera_tse_top_1geth:U_GETH.tx_frm_length
tx_frm_unicast <= altera_tse_top_1geth:U_GETH.tx_frm_unicast
tx_frm_broadcast <= altera_tse_top_1geth:U_GETH.tx_frm_broadcast
tx_frm_mltcast <= altera_tse_top_1geth:U_GETH.tx_frm_mltcast
excess_col <= excess_col.DB_MAX_OUTPUT_PORT_TYPE
late_col <= late_col.DB_MAX_OUTPUT_PORT_TYPE
pause_tx <= altera_tse_top_1geth:U_GETH.pause_tx
tx_addr_sel[0] => tx_addr_sel[0].IN1
tx_addr_sel[1] => tx_addr_sel[1].IN1
tx_addr_sel[2] => tx_addr_sel[2].IN1
src_mac_insert => src_mac_insert.IN1
enable_tx => enable_tx.IN1
tx_ipg_len[0] => tx_ipg_len[0].IN1
tx_ipg_len[1] => tx_ipg_len[1].IN1
tx_ipg_len[2] => tx_ipg_len[2].IN1
tx_ipg_len[3] => tx_ipg_len[3].IN1
tx_ipg_len[4] => tx_ipg_len[4].IN1
tx_crc_fwd => tx_crc_fwd.IN1
enable_rx => enable_rx.IN1
no_lgth_check => no_lgth_check.IN1
rx_err_frm_disc => rx_err_frm_disc.IN1
frm_length_max[0] => frm_length_max[0].IN1
frm_length_max[1] => frm_length_max[1].IN1
frm_length_max[2] => frm_length_max[2].IN1
frm_length_max[3] => frm_length_max[3].IN1
frm_length_max[4] => frm_length_max[4].IN1
frm_length_max[5] => frm_length_max[5].IN1
frm_length_max[6] => frm_length_max[6].IN1
frm_length_max[7] => frm_length_max[7].IN1
frm_length_max[8] => frm_length_max[8].IN1
frm_length_max[9] => frm_length_max[9].IN1
frm_length_max[10] => frm_length_max[10].IN1
frm_length_max[11] => frm_length_max[11].IN1
frm_length_max[12] => frm_length_max[12].IN1
frm_length_max[13] => frm_length_max[13].IN1
frm_length_max[14] => frm_length_max[14].IN1
frm_length_max[15] => frm_length_max[15].IN1
promis_en => promis_en.IN1
crc_fwd => crc_fwd.IN1
pad_ena => pad_ena.IN1
half_duplex_ena => half_duplex_ena.IN2
ethernet_mode => ethernet_mode.IN2
magic_ena => magic_ena.IN1
sleep_ena => sleep_ena.IN1
magic_detect <= altera_tse_magic_detection:U_MAGIC.magic_detect
cmd_frm_ena => cmd_frm_ena.IN1
pause_quant[0] => pause_quant[0].IN1
pause_quant[1] => pause_quant[1].IN1
pause_quant[2] => pause_quant[2].IN1
pause_quant[3] => pause_quant[3].IN1
pause_quant[4] => pause_quant[4].IN1
pause_quant[5] => pause_quant[5].IN1
pause_quant[6] => pause_quant[6].IN1
pause_quant[7] => pause_quant[7].IN1
pause_quant[8] => pause_quant[8].IN1
pause_quant[9] => pause_quant[9].IN1
pause_quant[10] => pause_quant[10].IN1
pause_quant[11] => pause_quant[11].IN1
pause_quant[12] => pause_quant[12].IN1
pause_quant[13] => pause_quant[13].IN1
pause_quant[14] => pause_quant[14].IN1
pause_quant[15] => pause_quant[15].IN1
pause_fwd => pause_fwd.IN1
pause_ignore => pause_ignore.IN1
holdoff_quant[0] => holdoff_quant[0].IN1
holdoff_quant[1] => holdoff_quant[1].IN1
holdoff_quant[2] => holdoff_quant[2].IN1
holdoff_quant[3] => holdoff_quant[3].IN1
holdoff_quant[4] => holdoff_quant[4].IN1
holdoff_quant[5] => holdoff_quant[5].IN1
holdoff_quant[6] => holdoff_quant[6].IN1
holdoff_quant[7] => holdoff_quant[7].IN1
holdoff_quant[8] => holdoff_quant[8].IN1
holdoff_quant[9] => holdoff_quant[9].IN1
holdoff_quant[10] => holdoff_quant[10].IN1
holdoff_quant[11] => holdoff_quant[11].IN1
holdoff_quant[12] => holdoff_quant[12].IN1
holdoff_quant[13] => holdoff_quant[13].IN1
holdoff_quant[14] => holdoff_quant[14].IN1
holdoff_quant[15] => holdoff_quant[15].IN1
mhash_sel => mhash_sel.IN1
hash_wren => hash_wren.IN1
hash_wdata => hash_wdata.IN1
hash_waddr[0] => hash_waddr[0].IN1
hash_waddr[1] => hash_waddr[1].IN1
hash_waddr[2] => hash_waddr[2].IN1
hash_waddr[3] => hash_waddr[3].IN1
hash_waddr[4] => hash_waddr[4].IN1
hash_waddr[5] => hash_waddr[5].IN1
eccstatus_rxff[0] <= altera_tse_rx_min_ff:U_RXFF.eccstatus
eccstatus_rxff[1] <= altera_tse_rx_min_ff:U_RXFF.eccstatus
eccstatus_txff[0] <= altera_tse_tx_min_ff:U_TXFF.eccstatus
eccstatus_txff[1] <= altera_tse_tx_min_ff:U_TXFF.eccstatus
eccstatus_hash[0] <= altera_tse_top_1geth:U_GETH.eccstatus_hash
eccstatus_hash[1] <= altera_tse_top_1geth:U_GETH.eccstatus_hash


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH
reset_rx_clk => reset_rx_clk.IN2
reset_tx_clk => reset_tx_clk.IN3
rx_clk => rx_clk.IN2
rxclk_ena => rxclk_ena.IN2
tx_clk => tx_clk.IN3
txclk_ena => txclk_ena.IN2
reg_clk => reg_clk.IN1
mii_align_err => mii_align_err.IN1
gm_rx_crs => gm_rx_crs.IN1
gm_rx_col => gm_rx_col.IN2
col <= col.DB_MAX_OUTPUT_PORT_TYPE
late_col => late_col.IN1
excess_col => excess_col.IN1
crs <= altera_tse_mac_tx:U_TX.crs
gm_rx_d[0] => gm_rx_d[0].IN2
gm_rx_d[1] => gm_rx_d[1].IN2
gm_rx_d[2] => gm_rx_d[2].IN2
gm_rx_d[3] => gm_rx_d[3].IN2
gm_rx_d[4] => gm_rx_d[4].IN2
gm_rx_d[5] => gm_rx_d[5].IN2
gm_rx_d[6] => gm_rx_d[6].IN2
gm_rx_d[7] => gm_rx_d[7].IN2
gm_rx_en => gm_rx_en.IN2
gm_rx_err => gm_rx_err.IN1
gm_tx_d[0] <= gm_tx_d_i[0].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[1] <= gm_tx_d_i[1].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[2] <= gm_tx_d_i[2].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[3] <= gm_tx_d_i[3].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[4] <= gm_tx_d_i[4].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[5] <= gm_tx_d_i[5].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[6] <= gm_tx_d_i[6].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_d[7] <= gm_tx_d_i[7].DB_MAX_OUTPUT_PORT_TYPE
gm_tx_en <= gm_tx_en_i.DB_MAX_OUTPUT_PORT_TYPE
gm_tx_err <= gm_tx_err_i.DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[0] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[1] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[2] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[3] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[4] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[5] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[6] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[7] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[8] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[9] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[10] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[11] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[12] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[13] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[14] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[15] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[16] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[17] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[18] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[19] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[20] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[21] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_data[22] <= altera_tse_mac_rx:U_RX.rx_stat_data
rx_stat_wren <= altera_tse_mac_rx:U_RX.rx_stat_wren
rx_data_int[0] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[1] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[2] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[3] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[4] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[5] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[6] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_data_int[7] <= altera_tse_mac_rx:U_RX.rx_data_int
rx_a_full => rx_a_full.IN1
rx_sop_int <= altera_tse_mac_rx:U_RX.rx_sop_int
rx_eop_int <= altera_tse_mac_rx:U_RX.rx_eop_int
rx_wren_int <= altera_tse_mac_rx:U_RX.rx_wren_int
rx_data_val <= altera_tse_mac_rx:U_RX.rx_data_val
rx_ucast <= altera_tse_mac_rx:U_RX.rx_ucast
rx_bcast <= altera_tse_mac_rx:U_RX.rx_bcast
rx_mcast <= altera_tse_mac_rx:U_RX.rx_mcast
rx_vlan <= altera_tse_mac_rx:U_RX.rx_vlan
tx_stat_empty => tx_stat_empty.IN1
tx_stat => tx_stat.IN1
tx_stat_rden <= altera_tse_mac_tx:U_TX.tx_stat_rden
rx_septy => rx_septy.IN1
tx_data_int[0] => tx_data_int[0].IN1
tx_data_int[1] => tx_data_int[1].IN1
tx_data_int[2] => tx_data_int[2].IN1
tx_data_int[3] => tx_data_int[3].IN1
tx_data_int[4] => tx_data_int[4].IN1
tx_data_int[5] => tx_data_int[5].IN1
tx_data_int[6] => tx_data_int[6].IN1
tx_data_int[7] => tx_data_int[7].IN1
tx_sav_int => tx_sav_int.IN1
tx_empty => tx_empty.IN1
tx_sop_int => tx_sop_int.IN1
tx_eop_int => tx_eop_int.IN1
tx_rden_int <= altera_tse_mac_tx:U_TX.tx_rden_int
tx_ff_uflow <= altera_tse_mac_tx:U_TX.tx_ff_uflow
xoff_gen => xoff_gen.IN1
xon_gen => xon_gen.IN1
mac_addr[0] => mac_addr[0].IN2
mac_addr[1] => mac_addr[1].IN2
mac_addr[2] => mac_addr[2].IN2
mac_addr[3] => mac_addr[3].IN2
mac_addr[4] => mac_addr[4].IN2
mac_addr[5] => mac_addr[5].IN2
mac_addr[6] => mac_addr[6].IN2
mac_addr[7] => mac_addr[7].IN2
mac_addr[8] => mac_addr[8].IN2
mac_addr[9] => mac_addr[9].IN2
mac_addr[10] => mac_addr[10].IN2
mac_addr[11] => mac_addr[11].IN2
mac_addr[12] => mac_addr[12].IN2
mac_addr[13] => mac_addr[13].IN2
mac_addr[14] => mac_addr[14].IN2
mac_addr[15] => mac_addr[15].IN2
mac_addr[16] => mac_addr[16].IN2
mac_addr[17] => mac_addr[17].IN2
mac_addr[18] => mac_addr[18].IN2
mac_addr[19] => mac_addr[19].IN2
mac_addr[20] => mac_addr[20].IN2
mac_addr[21] => mac_addr[21].IN2
mac_addr[22] => mac_addr[22].IN2
mac_addr[23] => mac_addr[23].IN2
mac_addr[24] => mac_addr[24].IN2
mac_addr[25] => mac_addr[25].IN2
mac_addr[26] => mac_addr[26].IN2
mac_addr[27] => mac_addr[27].IN2
mac_addr[28] => mac_addr[28].IN2
mac_addr[29] => mac_addr[29].IN2
mac_addr[30] => mac_addr[30].IN2
mac_addr[31] => mac_addr[31].IN2
mac_addr[32] => mac_addr[32].IN2
mac_addr[33] => mac_addr[33].IN2
mac_addr[34] => mac_addr[34].IN2
mac_addr[35] => mac_addr[35].IN2
mac_addr[36] => mac_addr[36].IN2
mac_addr[37] => mac_addr[37].IN2
mac_addr[38] => mac_addr[38].IN2
mac_addr[39] => mac_addr[39].IN2
mac_addr[40] => mac_addr[40].IN2
mac_addr[41] => mac_addr[41].IN2
mac_addr[42] => mac_addr[42].IN2
mac_addr[43] => mac_addr[43].IN2
mac_addr[44] => mac_addr[44].IN2
mac_addr[45] => mac_addr[45].IN2
mac_addr[46] => mac_addr[46].IN2
mac_addr[47] => mac_addr[47].IN2
smac_0[0] => smac_0[0].IN2
smac_0[1] => smac_0[1].IN2
smac_0[2] => smac_0[2].IN2
smac_0[3] => smac_0[3].IN2
smac_0[4] => smac_0[4].IN2
smac_0[5] => smac_0[5].IN2
smac_0[6] => smac_0[6].IN2
smac_0[7] => smac_0[7].IN2
smac_0[8] => smac_0[8].IN2
smac_0[9] => smac_0[9].IN2
smac_0[10] => smac_0[10].IN2
smac_0[11] => smac_0[11].IN2
smac_0[12] => smac_0[12].IN2
smac_0[13] => smac_0[13].IN2
smac_0[14] => smac_0[14].IN2
smac_0[15] => smac_0[15].IN2
smac_0[16] => smac_0[16].IN2
smac_0[17] => smac_0[17].IN2
smac_0[18] => smac_0[18].IN2
smac_0[19] => smac_0[19].IN2
smac_0[20] => smac_0[20].IN2
smac_0[21] => smac_0[21].IN2
smac_0[22] => smac_0[22].IN2
smac_0[23] => smac_0[23].IN2
smac_0[24] => smac_0[24].IN2
smac_0[25] => smac_0[25].IN2
smac_0[26] => smac_0[26].IN2
smac_0[27] => smac_0[27].IN2
smac_0[28] => smac_0[28].IN2
smac_0[29] => smac_0[29].IN2
smac_0[30] => smac_0[30].IN2
smac_0[31] => smac_0[31].IN2
smac_0[32] => smac_0[32].IN2
smac_0[33] => smac_0[33].IN2
smac_0[34] => smac_0[34].IN2
smac_0[35] => smac_0[35].IN2
smac_0[36] => smac_0[36].IN2
smac_0[37] => smac_0[37].IN2
smac_0[38] => smac_0[38].IN2
smac_0[39] => smac_0[39].IN2
smac_0[40] => smac_0[40].IN2
smac_0[41] => smac_0[41].IN2
smac_0[42] => smac_0[42].IN2
smac_0[43] => smac_0[43].IN2
smac_0[44] => smac_0[44].IN2
smac_0[45] => smac_0[45].IN2
smac_0[46] => smac_0[46].IN2
smac_0[47] => smac_0[47].IN2
smac_1[0] => smac_1[0].IN2
smac_1[1] => smac_1[1].IN2
smac_1[2] => smac_1[2].IN2
smac_1[3] => smac_1[3].IN2
smac_1[4] => smac_1[4].IN2
smac_1[5] => smac_1[5].IN2
smac_1[6] => smac_1[6].IN2
smac_1[7] => smac_1[7].IN2
smac_1[8] => smac_1[8].IN2
smac_1[9] => smac_1[9].IN2
smac_1[10] => smac_1[10].IN2
smac_1[11] => smac_1[11].IN2
smac_1[12] => smac_1[12].IN2
smac_1[13] => smac_1[13].IN2
smac_1[14] => smac_1[14].IN2
smac_1[15] => smac_1[15].IN2
smac_1[16] => smac_1[16].IN2
smac_1[17] => smac_1[17].IN2
smac_1[18] => smac_1[18].IN2
smac_1[19] => smac_1[19].IN2
smac_1[20] => smac_1[20].IN2
smac_1[21] => smac_1[21].IN2
smac_1[22] => smac_1[22].IN2
smac_1[23] => smac_1[23].IN2
smac_1[24] => smac_1[24].IN2
smac_1[25] => smac_1[25].IN2
smac_1[26] => smac_1[26].IN2
smac_1[27] => smac_1[27].IN2
smac_1[28] => smac_1[28].IN2
smac_1[29] => smac_1[29].IN2
smac_1[30] => smac_1[30].IN2
smac_1[31] => smac_1[31].IN2
smac_1[32] => smac_1[32].IN2
smac_1[33] => smac_1[33].IN2
smac_1[34] => smac_1[34].IN2
smac_1[35] => smac_1[35].IN2
smac_1[36] => smac_1[36].IN2
smac_1[37] => smac_1[37].IN2
smac_1[38] => smac_1[38].IN2
smac_1[39] => smac_1[39].IN2
smac_1[40] => smac_1[40].IN2
smac_1[41] => smac_1[41].IN2
smac_1[42] => smac_1[42].IN2
smac_1[43] => smac_1[43].IN2
smac_1[44] => smac_1[44].IN2
smac_1[45] => smac_1[45].IN2
smac_1[46] => smac_1[46].IN2
smac_1[47] => smac_1[47].IN2
smac_2[0] => smac_2[0].IN2
smac_2[1] => smac_2[1].IN2
smac_2[2] => smac_2[2].IN2
smac_2[3] => smac_2[3].IN2
smac_2[4] => smac_2[4].IN2
smac_2[5] => smac_2[5].IN2
smac_2[6] => smac_2[6].IN2
smac_2[7] => smac_2[7].IN2
smac_2[8] => smac_2[8].IN2
smac_2[9] => smac_2[9].IN2
smac_2[10] => smac_2[10].IN2
smac_2[11] => smac_2[11].IN2
smac_2[12] => smac_2[12].IN2
smac_2[13] => smac_2[13].IN2
smac_2[14] => smac_2[14].IN2
smac_2[15] => smac_2[15].IN2
smac_2[16] => smac_2[16].IN2
smac_2[17] => smac_2[17].IN2
smac_2[18] => smac_2[18].IN2
smac_2[19] => smac_2[19].IN2
smac_2[20] => smac_2[20].IN2
smac_2[21] => smac_2[21].IN2
smac_2[22] => smac_2[22].IN2
smac_2[23] => smac_2[23].IN2
smac_2[24] => smac_2[24].IN2
smac_2[25] => smac_2[25].IN2
smac_2[26] => smac_2[26].IN2
smac_2[27] => smac_2[27].IN2
smac_2[28] => smac_2[28].IN2
smac_2[29] => smac_2[29].IN2
smac_2[30] => smac_2[30].IN2
smac_2[31] => smac_2[31].IN2
smac_2[32] => smac_2[32].IN2
smac_2[33] => smac_2[33].IN2
smac_2[34] => smac_2[34].IN2
smac_2[35] => smac_2[35].IN2
smac_2[36] => smac_2[36].IN2
smac_2[37] => smac_2[37].IN2
smac_2[38] => smac_2[38].IN2
smac_2[39] => smac_2[39].IN2
smac_2[40] => smac_2[40].IN2
smac_2[41] => smac_2[41].IN2
smac_2[42] => smac_2[42].IN2
smac_2[43] => smac_2[43].IN2
smac_2[44] => smac_2[44].IN2
smac_2[45] => smac_2[45].IN2
smac_2[46] => smac_2[46].IN2
smac_2[47] => smac_2[47].IN2
smac_3[0] => smac_3[0].IN2
smac_3[1] => smac_3[1].IN2
smac_3[2] => smac_3[2].IN2
smac_3[3] => smac_3[3].IN2
smac_3[4] => smac_3[4].IN2
smac_3[5] => smac_3[5].IN2
smac_3[6] => smac_3[6].IN2
smac_3[7] => smac_3[7].IN2
smac_3[8] => smac_3[8].IN2
smac_3[9] => smac_3[9].IN2
smac_3[10] => smac_3[10].IN2
smac_3[11] => smac_3[11].IN2
smac_3[12] => smac_3[12].IN2
smac_3[13] => smac_3[13].IN2
smac_3[14] => smac_3[14].IN2
smac_3[15] => smac_3[15].IN2
smac_3[16] => smac_3[16].IN2
smac_3[17] => smac_3[17].IN2
smac_3[18] => smac_3[18].IN2
smac_3[19] => smac_3[19].IN2
smac_3[20] => smac_3[20].IN2
smac_3[21] => smac_3[21].IN2
smac_3[22] => smac_3[22].IN2
smac_3[23] => smac_3[23].IN2
smac_3[24] => smac_3[24].IN2
smac_3[25] => smac_3[25].IN2
smac_3[26] => smac_3[26].IN2
smac_3[27] => smac_3[27].IN2
smac_3[28] => smac_3[28].IN2
smac_3[29] => smac_3[29].IN2
smac_3[30] => smac_3[30].IN2
smac_3[31] => smac_3[31].IN2
smac_3[32] => smac_3[32].IN2
smac_3[33] => smac_3[33].IN2
smac_3[34] => smac_3[34].IN2
smac_3[35] => smac_3[35].IN2
smac_3[36] => smac_3[36].IN2
smac_3[37] => smac_3[37].IN2
smac_3[38] => smac_3[38].IN2
smac_3[39] => smac_3[39].IN2
smac_3[40] => smac_3[40].IN2
smac_3[41] => smac_3[41].IN2
smac_3[42] => smac_3[42].IN2
smac_3[43] => smac_3[43].IN2
smac_3[44] => smac_3[44].IN2
smac_3[45] => smac_3[45].IN2
smac_3[46] => smac_3[46].IN2
smac_3[47] => smac_3[47].IN2
rx_frm_stat_ena <= altera_tse_mac_rx:U_RX.rx_frm_stat_ena
rx_frm_stat_val <= altera_tse_rx_stat_extract:U_RXSTAT.frm_stat_val
rx_total_lgth[0] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[1] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[2] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[3] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[4] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[5] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[6] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[7] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[8] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[9] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[10] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[11] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[12] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[13] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[14] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_lgth[15] <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth
rx_total_val <= altera_tse_rx_stat_extract:U_RXSTAT.total_lgth_val
rx_frm_err <= altera_tse_rx_stat_extract:U_RXSTAT.frm_err
rx_frm_crc_err <= altera_tse_rx_stat_extract:U_RXSTAT.frm_crc_err
rx_frm_length[0] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[1] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[2] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[3] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[4] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[5] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[6] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[7] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[8] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[9] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[10] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[11] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[12] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[13] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[14] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_length[15] <= altera_tse_rx_stat_extract:U_RXSTAT.frm_length
rx_frm_vlan <= altera_tse_rx_stat_extract:U_RXSTAT.frm_vlan
rx_frm_stack_vlan <= altera_tse_rx_stat_extract:U_RXSTAT.frm_stack_vlan
rx_frm_unicast <= altera_tse_rx_stat_extract:U_RXSTAT.frm_unicast
rx_frm_broadcast <= altera_tse_rx_stat_extract:U_RXSTAT.frm_broadcast
rx_frm_mltcast <= altera_tse_rx_stat_extract:U_RXSTAT.frm_mltcast
pause_rcv <= pause_rcv_i.DB_MAX_OUTPUT_PORT_TYPE
frm_align_err <= altera_tse_mac_rx:U_RX.frm_align_err
frm_crc_err <= altera_tse_mac_rx:U_RX.frm_crc_err
long_crc_err <= altera_tse_mac_rx:U_RX.long_crc_err
short_crc_err <= altera_tse_mac_rx:U_RX.short_crc_err
frm_discard <= altera_tse_mac_rx:U_RX.frm_discard
tx_frm_stat_val <= altera_tse_tx_stat_extract:U_TXSTAT.frm_stat_val
tx_frm_err <= altera_tse_tx_stat_extract:U_TXSTAT.frm_err
tx_frm_length[0] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[1] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[2] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[3] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[4] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[5] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[6] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[7] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[8] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[9] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[10] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[11] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[12] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[13] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[14] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_length[15] <= altera_tse_tx_stat_extract:U_TXSTAT.frm_length
tx_frm_unicast <= altera_tse_tx_stat_extract:U_TXSTAT.frm_unicast
tx_frm_broadcast <= altera_tse_tx_stat_extract:U_TXSTAT.frm_broadcast
tx_frm_mltcast <= altera_tse_tx_stat_extract:U_TXSTAT.frm_mltcast
pause_tx <= altera_tse_mac_tx:U_TX.pause_tx
rx_done <= altera_tse_mac_rx:U_RX.rx_done
enable_tx => enable_tx.IN1
tx_addr_sel[0] => tx_addr_sel[0].IN1
tx_addr_sel[1] => tx_addr_sel[1].IN1
tx_addr_sel[2] => tx_addr_sel[2].IN1
src_mac_insert => src_mac_insert.IN1
mac_ena_int => mac_ena_int.IN1
tx_ipg_len[0] => tx_ipg_len[0].IN1
tx_ipg_len[1] => tx_ipg_len[1].IN1
tx_ipg_len[2] => tx_ipg_len[2].IN1
tx_ipg_len[3] => tx_ipg_len[3].IN1
tx_ipg_len[4] => tx_ipg_len[4].IN1
tx_crc_fwd => tx_crc_fwd.IN1
enable_rx => enable_rx.IN2
promis_en => promis_en.IN1
frm_length_max[0] => frm_length_max[0].IN1
frm_length_max[1] => frm_length_max[1].IN1
frm_length_max[2] => frm_length_max[2].IN1
frm_length_max[3] => frm_length_max[3].IN1
frm_length_max[4] => frm_length_max[4].IN1
frm_length_max[5] => frm_length_max[5].IN1
frm_length_max[6] => frm_length_max[6].IN1
frm_length_max[7] => frm_length_max[7].IN1
frm_length_max[8] => frm_length_max[8].IN1
frm_length_max[9] => frm_length_max[9].IN1
frm_length_max[10] => frm_length_max[10].IN1
frm_length_max[11] => frm_length_max[11].IN1
frm_length_max[12] => frm_length_max[12].IN1
frm_length_max[13] => frm_length_max[13].IN1
frm_length_max[14] => frm_length_max[14].IN1
frm_length_max[15] => frm_length_max[15].IN1
no_lgth_check => no_lgth_check.IN1
crc_fwd => crc_fwd.IN1
pad_ena => pad_ena.IN1
half_duplex_ena => half_duplex_ena.IN2
ethernet_mode => ethernet_mode.IN2
sw_reset => sw_reset.IN1
cmd_frm_ena => cmd_frm_ena.IN1
pause_quant[0] => pause_quant[0].IN1
pause_quant[1] => pause_quant[1].IN1
pause_quant[2] => pause_quant[2].IN1
pause_quant[3] => pause_quant[3].IN1
pause_quant[4] => pause_quant[4].IN1
pause_quant[5] => pause_quant[5].IN1
pause_quant[6] => pause_quant[6].IN1
pause_quant[7] => pause_quant[7].IN1
pause_quant[8] => pause_quant[8].IN1
pause_quant[9] => pause_quant[9].IN1
pause_quant[10] => pause_quant[10].IN1
pause_quant[11] => pause_quant[11].IN1
pause_quant[12] => pause_quant[12].IN1
pause_quant[13] => pause_quant[13].IN1
pause_quant[14] => pause_quant[14].IN1
pause_quant[15] => pause_quant[15].IN1
holdoff_quant[0] => holdoff_quant[0].IN1
holdoff_quant[1] => holdoff_quant[1].IN1
holdoff_quant[2] => holdoff_quant[2].IN1
holdoff_quant[3] => holdoff_quant[3].IN1
holdoff_quant[4] => holdoff_quant[4].IN1
holdoff_quant[5] => holdoff_quant[5].IN1
holdoff_quant[6] => holdoff_quant[6].IN1
holdoff_quant[7] => holdoff_quant[7].IN1
holdoff_quant[8] => holdoff_quant[8].IN1
holdoff_quant[9] => holdoff_quant[9].IN1
holdoff_quant[10] => holdoff_quant[10].IN1
holdoff_quant[11] => holdoff_quant[11].IN1
holdoff_quant[12] => holdoff_quant[12].IN1
holdoff_quant[13] => holdoff_quant[13].IN1
holdoff_quant[14] => holdoff_quant[14].IN1
holdoff_quant[15] => holdoff_quant[15].IN1
pause_fwd => pause_fwd.IN1
pause_ignore => pause_ignore.IN1
magic_ena => magic_ena.IN2
sleep_ena => sleep_ena.IN2
magic_pkt_ena <= altera_tse_mac_rx:U_RX.magic_pkt_ena
mhash_sel => mhash_sel.IN1
hash_wren => hash_wren.IN1
hash_wdata => hash_wdata.IN1
hash_waddr[0] => hash_waddr[0].IN1
hash_waddr[1] => hash_waddr[1].IN1
hash_waddr[2] => hash_waddr[2].IN1
hash_waddr[3] => hash_waddr[3].IN1
hash_waddr[4] => hash_waddr[4].IN1
hash_waddr[5] => hash_waddr[5].IN1
eccstatus_hash[0] <= altera_tse_mac_rx:U_RX.eccstatus_hash
eccstatus_hash[1] <= altera_tse_mac_rx:U_RX.eccstatus_hash


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT
reset => frm_crc_err_r.ACLR
reset => frm_err_r.ACLR
reset => frm_stat_val_r.ACLR
reset => frm_mltcast~reg0.ACLR
reset => frm_broadcast~reg0.ACLR
reset => frm_unicast~reg0.ACLR
reset => frm_stack_vlan~reg0.ACLR
reset => frm_vlan~reg0.ACLR
reset => frm_length[0]~reg0.ACLR
reset => frm_length[1]~reg0.ACLR
reset => frm_length[2]~reg0.ACLR
reset => frm_length[3]~reg0.ACLR
reset => frm_length[4]~reg0.ACLR
reset => frm_length[5]~reg0.ACLR
reset => frm_length[6]~reg0.ACLR
reset => frm_length[7]~reg0.ACLR
reset => frm_length[8]~reg0.ACLR
reset => frm_length[9]~reg0.ACLR
reset => frm_length[10]~reg0.ACLR
reset => frm_length[11]~reg0.ACLR
reset => frm_length[12]~reg0.ACLR
reset => frm_length[13]~reg0.ACLR
reset => frm_length[14]~reg0.ACLR
reset => frm_length[15]~reg0.ACLR
reset => total_lgth_val_d.ACLR
reset => frm_stack_vlan_int.ACLR
reset => frm_vlan_int.ACLR
reset => frm_mltcast_int.ACLR
reset => frm_unicast_int.ACLR
reset => frm_broadcast_int.ACLR
reset => dest_addr[0].ACLR
reset => dest_addr[1].ACLR
reset => dest_addr[2].ACLR
reset => dest_addr[3].ACLR
reset => dest_addr[4].ACLR
reset => dest_addr[5].ACLR
reset => dest_addr[6].ACLR
reset => dest_addr[7].ACLR
reset => dest_addr[8].ACLR
reset => dest_addr[9].ACLR
reset => dest_addr[10].ACLR
reset => dest_addr[11].ACLR
reset => dest_addr[12].ACLR
reset => dest_addr[13].ACLR
reset => dest_addr[14].ACLR
reset => dest_addr[15].ACLR
reset => dest_addr[16].ACLR
reset => dest_addr[17].ACLR
reset => dest_addr[18].ACLR
reset => dest_addr[19].ACLR
reset => dest_addr[20].ACLR
reset => dest_addr[21].ACLR
reset => dest_addr[22].ACLR
reset => dest_addr[23].ACLR
reset => dest_addr[24].ACLR
reset => dest_addr[25].ACLR
reset => dest_addr[26].ACLR
reset => dest_addr[27].ACLR
reset => dest_addr[28].ACLR
reset => dest_addr[29].ACLR
reset => dest_addr[30].ACLR
reset => dest_addr[31].ACLR
reset => dest_addr[32].ACLR
reset => dest_addr[33].ACLR
reset => dest_addr[34].ACLR
reset => dest_addr[35].ACLR
reset => dest_addr[36].ACLR
reset => dest_addr[37].ACLR
reset => dest_addr[38].ACLR
reset => dest_addr[39].ACLR
reset => dest_addr[40].ACLR
reset => dest_addr[41].ACLR
reset => dest_addr[42].ACLR
reset => dest_addr[43].ACLR
reset => dest_addr[44].ACLR
reset => dest_addr[45].ACLR
reset => dest_addr[46].ACLR
reset => dest_addr[47].ACLR
reset => frm_length_int[0].ACLR
reset => frm_length_int[1].ACLR
reset => frm_length_int[2].ACLR
reset => frm_length_int[3].ACLR
reset => frm_length_int[4].ACLR
reset => frm_length_int[5].ACLR
reset => frm_length_int[6].ACLR
reset => frm_length_int[7].ACLR
reset => frm_length_int[8].ACLR
reset => frm_length_int[9].ACLR
reset => frm_length_int[10].ACLR
reset => frm_length_int[11].ACLR
reset => frm_length_int[12].ACLR
reset => frm_length_int[13].ACLR
reset => frm_length_int[14].ACLR
reset => frm_length_int[15].ACLR
reset => sop_reg[0].ACLR
reset => sop_reg[1].ACLR
reset => sop_reg[2].ACLR
reset => sop_reg[3].ACLR
reset => sop_reg[4].ACLR
reset => sop_reg[5].ACLR
reset => sop_reg[6].ACLR
reset => sop_reg[7].ACLR
reset => total_lgth_val~reg0.ACLR
reset => total_frm_cnt[0].ACLR
reset => total_frm_cnt[1].ACLR
reset => total_frm_cnt[2].ACLR
reset => total_frm_cnt[3].ACLR
reset => total_frm_cnt[4].ACLR
reset => total_frm_cnt[5].ACLR
reset => total_frm_cnt[6].ACLR
reset => total_frm_cnt[7].ACLR
reset => total_frm_cnt[8].ACLR
reset => total_frm_cnt[9].ACLR
reset => total_frm_cnt[10].ACLR
reset => total_frm_cnt[11].ACLR
reset => total_frm_cnt[12].ACLR
reset => total_frm_cnt[13].ACLR
reset => total_frm_cnt[14].ACLR
reset => total_frm_cnt[15].ACLR
reset => state~7.DATAIN
reset => _.IN1
rx_clk => rx_clk.IN1
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => total_lgth_val.DATAB
clk_ena => total_lgth_val_d.OUTPUTSELECT
clk_ena => frm_stat_val.IN1
clk_ena => frm_err.IN1
clk_ena => frm_crc_err.IN1
clk_ena => total_frm_cnt[15].ENA
clk_ena => total_frm_cnt[14].ENA
clk_ena => total_frm_cnt[13].ENA
clk_ena => total_frm_cnt[12].ENA
clk_ena => total_frm_cnt[11].ENA
clk_ena => total_frm_cnt[10].ENA
clk_ena => total_frm_cnt[9].ENA
clk_ena => total_frm_cnt[8].ENA
clk_ena => total_frm_cnt[7].ENA
clk_ena => total_frm_cnt[6].ENA
clk_ena => total_frm_cnt[5].ENA
clk_ena => total_frm_cnt[4].ENA
clk_ena => total_frm_cnt[3].ENA
clk_ena => total_frm_cnt[2].ENA
clk_ena => total_frm_cnt[1].ENA
clk_ena => total_frm_cnt[0].ENA
clk_ena => sop_reg[7].ENA
clk_ena => sop_reg[6].ENA
clk_ena => sop_reg[5].ENA
clk_ena => sop_reg[4].ENA
clk_ena => sop_reg[3].ENA
clk_ena => sop_reg[2].ENA
clk_ena => sop_reg[1].ENA
clk_ena => sop_reg[0].ENA
clk_ena => dest_addr[47].ENA
clk_ena => dest_addr[46].ENA
clk_ena => dest_addr[45].ENA
clk_ena => dest_addr[44].ENA
clk_ena => dest_addr[43].ENA
clk_ena => dest_addr[42].ENA
clk_ena => dest_addr[41].ENA
clk_ena => dest_addr[40].ENA
clk_ena => dest_addr[39].ENA
clk_ena => dest_addr[38].ENA
clk_ena => dest_addr[37].ENA
clk_ena => dest_addr[36].ENA
clk_ena => dest_addr[35].ENA
clk_ena => dest_addr[34].ENA
clk_ena => dest_addr[33].ENA
clk_ena => dest_addr[32].ENA
clk_ena => dest_addr[31].ENA
clk_ena => dest_addr[30].ENA
clk_ena => dest_addr[29].ENA
clk_ena => dest_addr[28].ENA
clk_ena => dest_addr[27].ENA
clk_ena => dest_addr[26].ENA
clk_ena => dest_addr[25].ENA
clk_ena => dest_addr[24].ENA
clk_ena => dest_addr[23].ENA
clk_ena => dest_addr[22].ENA
clk_ena => dest_addr[21].ENA
clk_ena => dest_addr[20].ENA
clk_ena => dest_addr[19].ENA
clk_ena => dest_addr[18].ENA
clk_ena => dest_addr[17].ENA
clk_ena => dest_addr[16].ENA
clk_ena => dest_addr[15].ENA
clk_ena => dest_addr[14].ENA
clk_ena => dest_addr[13].ENA
clk_ena => dest_addr[12].ENA
clk_ena => dest_addr[11].ENA
clk_ena => dest_addr[10].ENA
clk_ena => dest_addr[9].ENA
clk_ena => dest_addr[8].ENA
clk_ena => dest_addr[7].ENA
clk_ena => dest_addr[6].ENA
clk_ena => dest_addr[5].ENA
clk_ena => dest_addr[4].ENA
clk_ena => dest_addr[3].ENA
clk_ena => dest_addr[2].ENA
clk_ena => dest_addr[1].ENA
clk_ena => dest_addr[0].ENA
clk_ena => frm_length[15]~reg0.ENA
clk_ena => frm_length[14]~reg0.ENA
clk_ena => frm_length[13]~reg0.ENA
clk_ena => frm_length[12]~reg0.ENA
clk_ena => frm_length[11]~reg0.ENA
clk_ena => frm_length[10]~reg0.ENA
clk_ena => frm_length[9]~reg0.ENA
clk_ena => frm_length[8]~reg0.ENA
clk_ena => frm_length[7]~reg0.ENA
clk_ena => frm_length[6]~reg0.ENA
clk_ena => frm_length[5]~reg0.ENA
clk_ena => frm_length[4]~reg0.ENA
clk_ena => frm_length[3]~reg0.ENA
clk_ena => frm_length[2]~reg0.ENA
clk_ena => frm_length[1]~reg0.ENA
clk_ena => frm_length[0]~reg0.ENA
clk_ena => frm_vlan~reg0.ENA
clk_ena => frm_stack_vlan~reg0.ENA
clk_ena => frm_unicast~reg0.ENA
clk_ena => frm_broadcast~reg0.ENA
clk_ena => frm_crc_err_r.ENA
clk_ena => frm_mltcast~reg0.ENA
clk_ena => frm_stat_val_r.ENA
clk_ena => frm_err_r.ENA
enable_rx => enable_rx.IN1
gmii_en => always1.IN1
gmii_en => sop_reg.IN1
gmii_en => always5.IN1
gmii_en => Selector1.IN3
gmii_en => always1.IN1
gmii_en => nextstate.stm_typ_end_frm.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => dest_addr.DATAB
gmii_data[0] => Equal0.IN4
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => dest_addr.DATAB
gmii_data[1] => Equal0.IN7
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => dest_addr.DATAB
gmii_data[2] => Equal0.IN3
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => dest_addr.DATAB
gmii_data[3] => Equal0.IN6
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => dest_addr.DATAB
gmii_data[4] => Equal0.IN2
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => dest_addr.DATAB
gmii_data[5] => Equal0.IN5
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => dest_addr.DATAB
gmii_data[6] => Equal0.IN1
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => dest_addr.DATAB
gmii_data[7] => Equal0.IN0
data_err => frm_err_r.DATAB
data_crc_err => frm_crc_err_r.DATAB
pause_rcv => always11.IN0
cmd_rcv => always11.IN1
data_err_ena => frm_err_r.OUTPUTSELECT
data_err_ena => frm_crc_err_r.OUTPUTSELECT
data_err_ena => frm_stat_val_r.DATAIN
total_lgth[0] <= total_frm_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[1] <= total_frm_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[2] <= total_frm_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[3] <= total_frm_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[4] <= total_frm_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[5] <= total_frm_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[6] <= total_frm_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[7] <= total_frm_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[8] <= total_frm_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[9] <= total_frm_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[10] <= total_frm_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[11] <= total_frm_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[12] <= total_frm_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[13] <= total_frm_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[14] <= total_frm_cnt[14].DB_MAX_OUTPUT_PORT_TYPE
total_lgth[15] <= total_frm_cnt[15].DB_MAX_OUTPUT_PORT_TYPE
total_lgth_val <= total_lgth_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_stat_val <= frm_stat_val.DB_MAX_OUTPUT_PORT_TYPE
frm_err <= frm_err.DB_MAX_OUTPUT_PORT_TYPE
frm_crc_err <= frm_crc_err.DB_MAX_OUTPUT_PORT_TYPE
frm_length[0] <= frm_length[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[1] <= frm_length[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[2] <= frm_length[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[3] <= frm_length[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[4] <= frm_length[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[5] <= frm_length[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[6] <= frm_length[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[7] <= frm_length[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[8] <= frm_length[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[9] <= frm_length[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[10] <= frm_length[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[11] <= frm_length[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[12] <= frm_length[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[13] <= frm_length[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[14] <= frm_length[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[15] <= frm_length[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_vlan <= frm_vlan~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_stack_vlan <= frm_stack_vlan~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_unicast <= frm_unicast~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_broadcast <= frm_broadcast~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_mltcast <= frm_mltcast~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX
rx_col => rx_col.IN1
smac_0[0] => ~NO_FANOUT~
smac_0[1] => ~NO_FANOUT~
smac_0[2] => ~NO_FANOUT~
smac_0[3] => ~NO_FANOUT~
smac_0[4] => ~NO_FANOUT~
smac_0[5] => ~NO_FANOUT~
smac_0[6] => ~NO_FANOUT~
smac_0[7] => ~NO_FANOUT~
smac_0[8] => ~NO_FANOUT~
smac_0[9] => ~NO_FANOUT~
smac_0[10] => ~NO_FANOUT~
smac_0[11] => ~NO_FANOUT~
smac_0[12] => ~NO_FANOUT~
smac_0[13] => ~NO_FANOUT~
smac_0[14] => ~NO_FANOUT~
smac_0[15] => ~NO_FANOUT~
smac_0[16] => ~NO_FANOUT~
smac_0[17] => ~NO_FANOUT~
smac_0[18] => ~NO_FANOUT~
smac_0[19] => ~NO_FANOUT~
smac_0[20] => ~NO_FANOUT~
smac_0[21] => ~NO_FANOUT~
smac_0[22] => ~NO_FANOUT~
smac_0[23] => ~NO_FANOUT~
smac_0[24] => ~NO_FANOUT~
smac_0[25] => ~NO_FANOUT~
smac_0[26] => ~NO_FANOUT~
smac_0[27] => ~NO_FANOUT~
smac_0[28] => ~NO_FANOUT~
smac_0[29] => ~NO_FANOUT~
smac_0[30] => ~NO_FANOUT~
smac_0[31] => ~NO_FANOUT~
smac_0[32] => ~NO_FANOUT~
smac_0[33] => ~NO_FANOUT~
smac_0[34] => ~NO_FANOUT~
smac_0[35] => ~NO_FANOUT~
smac_0[36] => ~NO_FANOUT~
smac_0[37] => ~NO_FANOUT~
smac_0[38] => ~NO_FANOUT~
smac_0[39] => ~NO_FANOUT~
smac_0[40] => ~NO_FANOUT~
smac_0[41] => ~NO_FANOUT~
smac_0[42] => ~NO_FANOUT~
smac_0[43] => ~NO_FANOUT~
smac_0[44] => ~NO_FANOUT~
smac_0[45] => ~NO_FANOUT~
smac_0[46] => ~NO_FANOUT~
smac_0[47] => ~NO_FANOUT~
smac_1[0] => ~NO_FANOUT~
smac_1[1] => ~NO_FANOUT~
smac_1[2] => ~NO_FANOUT~
smac_1[3] => ~NO_FANOUT~
smac_1[4] => ~NO_FANOUT~
smac_1[5] => ~NO_FANOUT~
smac_1[6] => ~NO_FANOUT~
smac_1[7] => ~NO_FANOUT~
smac_1[8] => ~NO_FANOUT~
smac_1[9] => ~NO_FANOUT~
smac_1[10] => ~NO_FANOUT~
smac_1[11] => ~NO_FANOUT~
smac_1[12] => ~NO_FANOUT~
smac_1[13] => ~NO_FANOUT~
smac_1[14] => ~NO_FANOUT~
smac_1[15] => ~NO_FANOUT~
smac_1[16] => ~NO_FANOUT~
smac_1[17] => ~NO_FANOUT~
smac_1[18] => ~NO_FANOUT~
smac_1[19] => ~NO_FANOUT~
smac_1[20] => ~NO_FANOUT~
smac_1[21] => ~NO_FANOUT~
smac_1[22] => ~NO_FANOUT~
smac_1[23] => ~NO_FANOUT~
smac_1[24] => ~NO_FANOUT~
smac_1[25] => ~NO_FANOUT~
smac_1[26] => ~NO_FANOUT~
smac_1[27] => ~NO_FANOUT~
smac_1[28] => ~NO_FANOUT~
smac_1[29] => ~NO_FANOUT~
smac_1[30] => ~NO_FANOUT~
smac_1[31] => ~NO_FANOUT~
smac_1[32] => ~NO_FANOUT~
smac_1[33] => ~NO_FANOUT~
smac_1[34] => ~NO_FANOUT~
smac_1[35] => ~NO_FANOUT~
smac_1[36] => ~NO_FANOUT~
smac_1[37] => ~NO_FANOUT~
smac_1[38] => ~NO_FANOUT~
smac_1[39] => ~NO_FANOUT~
smac_1[40] => ~NO_FANOUT~
smac_1[41] => ~NO_FANOUT~
smac_1[42] => ~NO_FANOUT~
smac_1[43] => ~NO_FANOUT~
smac_1[44] => ~NO_FANOUT~
smac_1[45] => ~NO_FANOUT~
smac_1[46] => ~NO_FANOUT~
smac_1[47] => ~NO_FANOUT~
smac_2[0] => ~NO_FANOUT~
smac_2[1] => ~NO_FANOUT~
smac_2[2] => ~NO_FANOUT~
smac_2[3] => ~NO_FANOUT~
smac_2[4] => ~NO_FANOUT~
smac_2[5] => ~NO_FANOUT~
smac_2[6] => ~NO_FANOUT~
smac_2[7] => ~NO_FANOUT~
smac_2[8] => ~NO_FANOUT~
smac_2[9] => ~NO_FANOUT~
smac_2[10] => ~NO_FANOUT~
smac_2[11] => ~NO_FANOUT~
smac_2[12] => ~NO_FANOUT~
smac_2[13] => ~NO_FANOUT~
smac_2[14] => ~NO_FANOUT~
smac_2[15] => ~NO_FANOUT~
smac_2[16] => ~NO_FANOUT~
smac_2[17] => ~NO_FANOUT~
smac_2[18] => ~NO_FANOUT~
smac_2[19] => ~NO_FANOUT~
smac_2[20] => ~NO_FANOUT~
smac_2[21] => ~NO_FANOUT~
smac_2[22] => ~NO_FANOUT~
smac_2[23] => ~NO_FANOUT~
smac_2[24] => ~NO_FANOUT~
smac_2[25] => ~NO_FANOUT~
smac_2[26] => ~NO_FANOUT~
smac_2[27] => ~NO_FANOUT~
smac_2[28] => ~NO_FANOUT~
smac_2[29] => ~NO_FANOUT~
smac_2[30] => ~NO_FANOUT~
smac_2[31] => ~NO_FANOUT~
smac_2[32] => ~NO_FANOUT~
smac_2[33] => ~NO_FANOUT~
smac_2[34] => ~NO_FANOUT~
smac_2[35] => ~NO_FANOUT~
smac_2[36] => ~NO_FANOUT~
smac_2[37] => ~NO_FANOUT~
smac_2[38] => ~NO_FANOUT~
smac_2[39] => ~NO_FANOUT~
smac_2[40] => ~NO_FANOUT~
smac_2[41] => ~NO_FANOUT~
smac_2[42] => ~NO_FANOUT~
smac_2[43] => ~NO_FANOUT~
smac_2[44] => ~NO_FANOUT~
smac_2[45] => ~NO_FANOUT~
smac_2[46] => ~NO_FANOUT~
smac_2[47] => ~NO_FANOUT~
smac_3[0] => ~NO_FANOUT~
smac_3[1] => ~NO_FANOUT~
smac_3[2] => ~NO_FANOUT~
smac_3[3] => ~NO_FANOUT~
smac_3[4] => ~NO_FANOUT~
smac_3[5] => ~NO_FANOUT~
smac_3[6] => ~NO_FANOUT~
smac_3[7] => ~NO_FANOUT~
smac_3[8] => ~NO_FANOUT~
smac_3[9] => ~NO_FANOUT~
smac_3[10] => ~NO_FANOUT~
smac_3[11] => ~NO_FANOUT~
smac_3[12] => ~NO_FANOUT~
smac_3[13] => ~NO_FANOUT~
smac_3[14] => ~NO_FANOUT~
smac_3[15] => ~NO_FANOUT~
smac_3[16] => ~NO_FANOUT~
smac_3[17] => ~NO_FANOUT~
smac_3[18] => ~NO_FANOUT~
smac_3[19] => ~NO_FANOUT~
smac_3[20] => ~NO_FANOUT~
smac_3[21] => ~NO_FANOUT~
smac_3[22] => ~NO_FANOUT~
smac_3[23] => ~NO_FANOUT~
smac_3[24] => ~NO_FANOUT~
smac_3[25] => ~NO_FANOUT~
smac_3[26] => ~NO_FANOUT~
smac_3[27] => ~NO_FANOUT~
smac_3[28] => ~NO_FANOUT~
smac_3[29] => ~NO_FANOUT~
smac_3[30] => ~NO_FANOUT~
smac_3[31] => ~NO_FANOUT~
smac_3[32] => ~NO_FANOUT~
smac_3[33] => ~NO_FANOUT~
smac_3[34] => ~NO_FANOUT~
smac_3[35] => ~NO_FANOUT~
smac_3[36] => ~NO_FANOUT~
smac_3[37] => ~NO_FANOUT~
smac_3[38] => ~NO_FANOUT~
smac_3[39] => ~NO_FANOUT~
smac_3[40] => ~NO_FANOUT~
smac_3[41] => ~NO_FANOUT~
smac_3[42] => ~NO_FANOUT~
smac_3[43] => ~NO_FANOUT~
smac_3[44] => ~NO_FANOUT~
smac_3[45] => ~NO_FANOUT~
smac_3[46] => ~NO_FANOUT~
smac_3[47] => ~NO_FANOUT~
reset_rx_clk => reset_rx_clk.IN1
reset_tx_clk => _.IN1
sw_reset => sw_reset.IN1
ethernet_mode => ethernet_mode.IN1
rx_clk => rx_clk.IN16
rxclk_ena => rxclk_ena.IN2
tx_clk => tx_clk.IN1
half_duplex_ena => half_duplex_ena.IN1
no_lgth_check => no_lgth_check.IN1
mii_align_err => always8.IN1
rx_d[0] => rxd_0[0].DATAIN
rx_d[1] => rxd_0[1].DATAIN
rx_d[2] => rxd_0[2].DATAIN
rx_d[3] => rxd_0[3].DATAIN
rx_d[4] => rxd_0[4].DATAIN
rx_d[5] => rxd_0[5].DATAIN
rx_d[6] => rxd_0[6].DATAIN
rx_d[7] => rxd_0[7].DATAIN
rx_en => always1.IN1
rx_en => rx_en_s.IN1
rx_en => rx_err_s.IN0
rx_en => always26.IN1
rx_en => rx_en_reg.DATAIN
rx_en => always26.IN1
rx_en => always1.IN1
rx_en => enable_rx_reg3.ENA
rx_err => rx_err_s.IN1
mac_addr[0] => Equal1.IN15
mac_addr[1] => Equal1.IN14
mac_addr[2] => Equal1.IN13
mac_addr[3] => Equal1.IN12
mac_addr[4] => Equal1.IN11
mac_addr[5] => Equal1.IN10
mac_addr[6] => Equal1.IN9
mac_addr[7] => Equal1.IN8
mac_addr[8] => Equal2.IN15
mac_addr[9] => Equal2.IN14
mac_addr[10] => Equal2.IN13
mac_addr[11] => Equal2.IN12
mac_addr[12] => Equal2.IN11
mac_addr[13] => Equal2.IN10
mac_addr[14] => Equal2.IN9
mac_addr[15] => Equal2.IN8
mac_addr[16] => Equal3.IN15
mac_addr[17] => Equal3.IN14
mac_addr[18] => Equal3.IN13
mac_addr[19] => Equal3.IN12
mac_addr[20] => Equal3.IN11
mac_addr[21] => Equal3.IN10
mac_addr[22] => Equal3.IN9
mac_addr[23] => Equal3.IN8
mac_addr[24] => Equal4.IN15
mac_addr[25] => Equal4.IN14
mac_addr[26] => Equal4.IN13
mac_addr[27] => Equal4.IN12
mac_addr[28] => Equal4.IN11
mac_addr[29] => Equal4.IN10
mac_addr[30] => Equal4.IN9
mac_addr[31] => Equal4.IN8
mac_addr[32] => Equal5.IN15
mac_addr[33] => Equal5.IN14
mac_addr[34] => Equal5.IN13
mac_addr[35] => Equal5.IN12
mac_addr[36] => Equal5.IN11
mac_addr[37] => Equal5.IN10
mac_addr[38] => Equal5.IN9
mac_addr[39] => Equal5.IN8
mac_addr[40] => Equal6.IN15
mac_addr[41] => Equal6.IN14
mac_addr[42] => Equal6.IN13
mac_addr[43] => Equal6.IN12
mac_addr[44] => Equal6.IN11
mac_addr[45] => Equal6.IN10
mac_addr[46] => Equal6.IN9
mac_addr[47] => Equal6.IN8
promis_en => promis_en.IN1
frm_length_max[0] => Equal17.IN3
frm_length_max[1] => Equal17.IN2
frm_length_max[2] => Equal17.IN1
frm_length_max[3] => Equal17.IN0
frm_length_max[4] => Equal18.IN3
frm_length_max[5] => Equal18.IN2
frm_length_max[6] => Equal18.IN1
frm_length_max[7] => Equal18.IN0
frm_length_max[8] => Equal19.IN3
frm_length_max[9] => Equal19.IN2
frm_length_max[10] => Equal19.IN1
frm_length_max[11] => Equal19.IN0
frm_length_max[12] => Equal20.IN3
frm_length_max[13] => Equal20.IN2
frm_length_max[14] => Equal20.IN1
frm_length_max[15] => Equal20.IN0
crc_fwd => crc_fwd.IN1
pause_fwd => pause_fwd.IN1
pause_ignore => pause_ignore.IN1
pad_ena => pad_ena.IN1
enable_rx => enable_rx.IN1
mhash_sel => ~NO_FANOUT~
cmd_frm_ena => cmd_frm_ena.IN1
magic_ena => magic_ena.IN1
sleep_ena => sleep_ena.IN1
magic_pkt_ena <= magic_pkt_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_rcv <= pause_rcv.DB_MAX_OUTPUT_PORT_TYPE
cmd_rcv <= cmd_rcv.DB_MAX_OUTPUT_PORT_TYPE
frm_align_err <= frm_align_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_crc_err <= frm_crc_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
long_crc_err <= long_crc_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
short_crc_err <= short_crc_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_discard <= frm_discard~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[0] <= pause_quant_val[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[1] <= pause_quant_val[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[2] <= pause_quant_val[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[3] <= pause_quant_val[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[4] <= pause_quant_val[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[5] <= pause_quant_val[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[6] <= pause_quant_val[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[7] <= pause_quant_val[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[8] <= pause_quant_val[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[9] <= pause_quant_val[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[10] <= pause_quant_val[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[11] <= pause_quant_val[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[12] <= pause_quant_val[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[13] <= pause_quant_val[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[14] <= pause_quant_val[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_val[15] <= pause_quant_val[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pause_quant_avb <= altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB.dout
reg_clk => ~NO_FANOUT~
hash_wren => ~NO_FANOUT~
hash_wdata => ~NO_FANOUT~
hash_waddr[0] => ~NO_FANOUT~
hash_waddr[1] => ~NO_FANOUT~
hash_waddr[2] => ~NO_FANOUT~
hash_waddr[3] => ~NO_FANOUT~
hash_waddr[4] => ~NO_FANOUT~
hash_waddr[5] => ~NO_FANOUT~
rx_stat_data[0] <= rx_stat_data_s[0].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[1] <= rx_stat_data_s[1].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[2] <= rx_stat_data_s[2].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[3] <= rx_stat_data_s[3].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[4] <= rx_stat_data_s[4].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[5] <= payload_length[0].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[6] <= payload_length[1].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[7] <= payload_length[2].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[8] <= payload_length[3].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[9] <= payload_length[4].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[10] <= payload_length[5].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[11] <= payload_length[6].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[12] <= payload_length[7].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[13] <= payload_length[8].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[14] <= payload_length[9].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[15] <= payload_length[10].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[16] <= payload_length[11].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[17] <= payload_length[12].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[18] <= payload_length[13].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[19] <= payload_length[14].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[20] <= payload_length[15].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[21] <= rx_stat_data_s[5].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_data[22] <= rx_stat_data_s[6].DB_MAX_OUTPUT_PORT_TYPE
rx_stat_wren <= rx_stat_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_err_ena <= stat_err_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_en <= stat_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_err <= stat_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_crc_err <= stat_crc_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[0] <= stat_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[1] <= stat_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[2] <= stat_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[3] <= stat_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[4] <= stat_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[5] <= stat_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[6] <= stat_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stat_data[7] <= stat_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[0] <= rx_data_int[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[1] <= rx_data_int[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[2] <= rx_data_int[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[3] <= rx_data_int[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[4] <= rx_data_int[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[5] <= rx_data_int[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[6] <= rx_data_int[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_int[7] <= rx_data_int[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_a_full => ok_sfd_discard.IN1
rx_a_full => always22.IN1
rx_a_full => always22.IN1
rx_a_full => always22.IN1
rx_sop_int <= rx_sop_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_eop_int <= rx_eop_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ucast <= rx_ucast~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_bcast <= rx_bcast~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_mcast <= rx_mcast~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_vlan <= rx_vlan~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_val <= rx_data_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_wren_int <= rx_wren_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_frm_stat_ena <= rx_frm_stat_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_done <= rx_done_reg.DB_MAX_OUTPUT_PORT_TYPE
eccstatus_hash[0] <= <GND>
eccstatus_hash[1] <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_2
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_3
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_5
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_8
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_8|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC
clk => clk.IN1
clk_ena => clk_ena.IN1
rst => rst.IN1
sof => sof.IN1
data[0] => data_i.DATAB
data[1] => data_i.DATAB
data[2] => data_i.DATAB
data[3] => data_i.DATAB
data[4] => data_i.DATAB
data[5] => data_i.DATAB
data[6] => data_i.DATAB
data[7] => data_i.DATAB
eof => eof_dly[0].DATAIN
check_vld <= eof_dly[2].DB_MAX_OUTPUT_PORT_TYPE
crc_ok <= crc_ok~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS
clk => reg_out[0].CLK
clk => reg_out[1].CLK
clk => reg_out[2].CLK
clk => reg_out[3].CLK
clk => reg_out[4].CLK
clk => reg_out[5].CLK
clk => reg_out[6].CLK
clk => reg_out[7].CLK
clk => reg_out[8].CLK
clk => reg_out[9].CLK
clk => reg_out[10].CLK
clk => reg_out[11].CLK
clk => reg_out[12].CLK
clk => reg_out[13].CLK
clk => reg_out[14].CLK
clk => reg_out[15].CLK
clk => reg_out[16].CLK
clk => reg_out[17].CLK
clk => reg_out[18].CLK
clk => reg_out[19].CLK
clk => reg_out[20].CLK
clk => reg_out[21].CLK
clk => reg_out[22].CLK
clk => reg_out[23].CLK
clk => reg_out[24].CLK
clk => reg_out[25].CLK
clk => reg_out[26].CLK
clk => reg_out[27].CLK
clk => reg_out[28].CLK
clk => reg_out[29].CLK
clk => reg_out[30].CLK
clk => reg_out[31].CLK
clk_ena => reg_out[0].ENA
clk_ena => reg_out[31].ENA
clk_ena => reg_out[30].ENA
clk_ena => reg_out[29].ENA
clk_ena => reg_out[28].ENA
clk_ena => reg_out[27].ENA
clk_ena => reg_out[26].ENA
clk_ena => reg_out[25].ENA
clk_ena => reg_out[24].ENA
clk_ena => reg_out[23].ENA
clk_ena => reg_out[22].ENA
clk_ena => reg_out[21].ENA
clk_ena => reg_out[20].ENA
clk_ena => reg_out[19].ENA
clk_ena => reg_out[18].ENA
clk_ena => reg_out[17].ENA
clk_ena => reg_out[16].ENA
clk_ena => reg_out[15].ENA
clk_ena => reg_out[14].ENA
clk_ena => reg_out[13].ENA
clk_ena => reg_out[12].ENA
clk_ena => reg_out[11].ENA
clk_ena => reg_out[10].ENA
clk_ena => reg_out[9].ENA
clk_ena => reg_out[8].ENA
clk_ena => reg_out[7].ENA
clk_ena => reg_out[6].ENA
clk_ena => reg_out[5].ENA
clk_ena => reg_out[4].ENA
clk_ena => reg_out[3].ENA
clk_ena => reg_out[2].ENA
clk_ena => reg_out[1].ENA
rst => reg_out[0].ACLR
rst => reg_out[1].ACLR
rst => reg_out[2].ACLR
rst => reg_out[3].ACLR
rst => reg_out[4].ACLR
rst => reg_out[5].ACLR
rst => reg_out[6].ACLR
rst => reg_out[7].ACLR
rst => reg_out[8].ACLR
rst => reg_out[9].ACLR
rst => reg_out[10].ACLR
rst => reg_out[11].ACLR
rst => reg_out[12].ACLR
rst => reg_out[13].ACLR
rst => reg_out[14].ACLR
rst => reg_out[15].ACLR
rst => reg_out[16].ACLR
rst => reg_out[17].ACLR
rst => reg_out[18].ACLR
rst => reg_out[19].ACLR
rst => reg_out[20].ACLR
rst => reg_out[21].ACLR
rst => reg_out[22].ACLR
rst => reg_out[23].ACLR
rst => reg_out[24].ACLR
rst => reg_out[25].ACLR
rst => reg_out[26].ACLR
rst => reg_out[27].ACLR
rst => reg_out[28].ACLR
rst => reg_out[29].ACLR
rst => reg_out[30].ACLR
rst => reg_out[31].ACLR
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
data[0] => o1[27].IN1
data[1] => o1[22].IN1
data[2] => o1[9].IN1
data[3] => o1[28].IN1
data[4] => o[28].IN1
data[5] => o1[29].IN1
data[6] => o[30].IN1
data[7] => o[31].IN1
outp[0] <= reg_out[31].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= reg_out[30].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= reg_out[29].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= reg_out[28].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= reg_out[27].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= reg_out[26].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= reg_out[25].DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= reg_out[24].DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= reg_out[23].DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= reg_out[22].DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= reg_out[21].DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= reg_out[20].DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= reg_out[19].DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= reg_out[18].DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= reg_out[17].DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= reg_out[16].DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= reg_out[15].DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= reg_out[14].DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= reg_out[13].DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= reg_out[12].DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= reg_out[11].DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= reg_out[10].DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= reg_out[9].DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= reg_out[8].DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= reg_out[7].DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= reg_out[6].DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= reg_out[5].DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= reg_out[4].DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= reg_out[3].DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= reg_out[2].DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= reg_out[1].DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= reg_out[0].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS
clken => shift_reg[4][0].ENA
clken => shift_reg[3][7].ENA
clken => shift_reg[3][6].ENA
clken => shift_reg[3][5].ENA
clken => shift_reg[3][4].ENA
clken => shift_reg[3][3].ENA
clken => shift_reg[3][2].ENA
clken => shift_reg[3][1].ENA
clken => shift_reg[3][0].ENA
clken => shift_reg[2][7].ENA
clken => shift_reg[2][6].ENA
clken => shift_reg[2][5].ENA
clken => shift_reg[2][4].ENA
clken => shift_reg[2][3].ENA
clken => shift_reg[2][2].ENA
clken => shift_reg[2][1].ENA
clken => shift_reg[2][0].ENA
clken => shift_reg[1][7].ENA
clken => shift_reg[1][6].ENA
clken => shift_reg[1][5].ENA
clken => shift_reg[1][4].ENA
clken => shift_reg[1][3].ENA
clken => shift_reg[1][2].ENA
clken => shift_reg[1][1].ENA
clken => shift_reg[1][0].ENA
clken => shift_reg[0][7].ENA
clken => shift_reg[0][6].ENA
clken => shift_reg[0][5].ENA
clken => shift_reg[0][4].ENA
clken => shift_reg[0][3].ENA
clken => shift_reg[0][2].ENA
clken => shift_reg[0][1].ENA
clken => shift_reg[0][0].ENA
clken => shift_reg[4][1].ENA
clken => shift_reg[4][2].ENA
clken => shift_reg[4][3].ENA
clken => shift_reg[4][4].ENA
clken => shift_reg[4][5].ENA
clken => shift_reg[4][6].ENA
clken => shift_reg[4][7].ENA
clken => shift_reg[5][0].ENA
clken => shift_reg[5][1].ENA
clken => shift_reg[5][2].ENA
clken => shift_reg[5][3].ENA
clken => shift_reg[5][4].ENA
clken => shift_reg[5][5].ENA
clken => shift_reg[5][6].ENA
clken => shift_reg[5][7].ENA
clken => shift_reg[6][0].ENA
clken => shift_reg[6][1].ENA
clken => shift_reg[6][2].ENA
clken => shift_reg[6][3].ENA
clken => shift_reg[6][4].ENA
clken => shift_reg[6][5].ENA
clken => shift_reg[6][6].ENA
clken => shift_reg[6][7].ENA
clken => shift_reg[7][0].ENA
clken => shift_reg[7][1].ENA
clken => shift_reg[7][2].ENA
clken => shift_reg[7][3].ENA
clken => shift_reg[7][4].ENA
clken => shift_reg[7][5].ENA
clken => shift_reg[7][6].ENA
clken => shift_reg[7][7].ENA
clken => shift_reg[8][0].ENA
clken => shift_reg[8][1].ENA
clken => shift_reg[8][2].ENA
clken => shift_reg[8][3].ENA
clken => shift_reg[8][4].ENA
clken => shift_reg[8][5].ENA
clken => shift_reg[8][6].ENA
clken => shift_reg[8][7].ENA
clken => shift_reg[9][0].ENA
clken => shift_reg[9][1].ENA
clken => shift_reg[9][2].ENA
clken => shift_reg[9][3].ENA
clken => shift_reg[9][4].ENA
clken => shift_reg[9][5].ENA
clken => shift_reg[9][6].ENA
clken => shift_reg[9][7].ENA
clken => shift_reg[10][0].ENA
clken => shift_reg[10][1].ENA
clken => shift_reg[10][2].ENA
clken => shift_reg[10][3].ENA
clken => shift_reg[10][4].ENA
clken => shift_reg[10][5].ENA
clken => shift_reg[10][6].ENA
clken => shift_reg[10][7].ENA
clken => shift_reg[11][0].ENA
clken => shift_reg[11][1].ENA
clken => shift_reg[11][2].ENA
clken => shift_reg[11][3].ENA
clken => shift_reg[11][4].ENA
clken => shift_reg[11][5].ENA
clken => shift_reg[11][6].ENA
clken => shift_reg[11][7].ENA
clken => shift_reg[12][0].ENA
clken => shift_reg[12][1].ENA
clken => shift_reg[12][2].ENA
clken => shift_reg[12][3].ENA
clken => shift_reg[12][4].ENA
clken => shift_reg[12][5].ENA
clken => shift_reg[12][6].ENA
clken => shift_reg[12][7].ENA
clken => shift_reg[13][0].ENA
clken => shift_reg[13][1].ENA
clken => shift_reg[13][2].ENA
clken => shift_reg[13][3].ENA
clken => shift_reg[13][4].ENA
clken => shift_reg[13][5].ENA
clken => shift_reg[13][6].ENA
clken => shift_reg[13][7].ENA
clken => shift_reg[14][0].ENA
clken => shift_reg[14][1].ENA
clken => shift_reg[14][2].ENA
clken => shift_reg[14][3].ENA
clken => shift_reg[14][4].ENA
clken => shift_reg[14][5].ENA
clken => shift_reg[14][6].ENA
clken => shift_reg[14][7].ENA
clken => shift_reg[15][0].ENA
clken => shift_reg[15][1].ENA
clken => shift_reg[15][2].ENA
clken => shift_reg[15][3].ENA
clken => shift_reg[15][4].ENA
clken => shift_reg[15][5].ENA
clken => shift_reg[15][6].ENA
clken => shift_reg[15][7].ENA
clock => shift_reg[0][0].CLK
clock => shift_reg[0][1].CLK
clock => shift_reg[0][2].CLK
clock => shift_reg[0][3].CLK
clock => shift_reg[0][4].CLK
clock => shift_reg[0][5].CLK
clock => shift_reg[0][6].CLK
clock => shift_reg[0][7].CLK
clock => shift_reg[1][0].CLK
clock => shift_reg[1][1].CLK
clock => shift_reg[1][2].CLK
clock => shift_reg[1][3].CLK
clock => shift_reg[1][4].CLK
clock => shift_reg[1][5].CLK
clock => shift_reg[1][6].CLK
clock => shift_reg[1][7].CLK
clock => shift_reg[2][0].CLK
clock => shift_reg[2][1].CLK
clock => shift_reg[2][2].CLK
clock => shift_reg[2][3].CLK
clock => shift_reg[2][4].CLK
clock => shift_reg[2][5].CLK
clock => shift_reg[2][6].CLK
clock => shift_reg[2][7].CLK
clock => shift_reg[3][0].CLK
clock => shift_reg[3][1].CLK
clock => shift_reg[3][2].CLK
clock => shift_reg[3][3].CLK
clock => shift_reg[3][4].CLK
clock => shift_reg[3][5].CLK
clock => shift_reg[3][6].CLK
clock => shift_reg[3][7].CLK
clock => shift_reg[4][0].CLK
clock => shift_reg[4][1].CLK
clock => shift_reg[4][2].CLK
clock => shift_reg[4][3].CLK
clock => shift_reg[4][4].CLK
clock => shift_reg[4][5].CLK
clock => shift_reg[4][6].CLK
clock => shift_reg[4][7].CLK
clock => shift_reg[5][0].CLK
clock => shift_reg[5][1].CLK
clock => shift_reg[5][2].CLK
clock => shift_reg[5][3].CLK
clock => shift_reg[5][4].CLK
clock => shift_reg[5][5].CLK
clock => shift_reg[5][6].CLK
clock => shift_reg[5][7].CLK
clock => shift_reg[6][0].CLK
clock => shift_reg[6][1].CLK
clock => shift_reg[6][2].CLK
clock => shift_reg[6][3].CLK
clock => shift_reg[6][4].CLK
clock => shift_reg[6][5].CLK
clock => shift_reg[6][6].CLK
clock => shift_reg[6][7].CLK
clock => shift_reg[7][0].CLK
clock => shift_reg[7][1].CLK
clock => shift_reg[7][2].CLK
clock => shift_reg[7][3].CLK
clock => shift_reg[7][4].CLK
clock => shift_reg[7][5].CLK
clock => shift_reg[7][6].CLK
clock => shift_reg[7][7].CLK
clock => shift_reg[8][0].CLK
clock => shift_reg[8][1].CLK
clock => shift_reg[8][2].CLK
clock => shift_reg[8][3].CLK
clock => shift_reg[8][4].CLK
clock => shift_reg[8][5].CLK
clock => shift_reg[8][6].CLK
clock => shift_reg[8][7].CLK
clock => shift_reg[9][0].CLK
clock => shift_reg[9][1].CLK
clock => shift_reg[9][2].CLK
clock => shift_reg[9][3].CLK
clock => shift_reg[9][4].CLK
clock => shift_reg[9][5].CLK
clock => shift_reg[9][6].CLK
clock => shift_reg[9][7].CLK
clock => shift_reg[10][0].CLK
clock => shift_reg[10][1].CLK
clock => shift_reg[10][2].CLK
clock => shift_reg[10][3].CLK
clock => shift_reg[10][4].CLK
clock => shift_reg[10][5].CLK
clock => shift_reg[10][6].CLK
clock => shift_reg[10][7].CLK
clock => shift_reg[11][0].CLK
clock => shift_reg[11][1].CLK
clock => shift_reg[11][2].CLK
clock => shift_reg[11][3].CLK
clock => shift_reg[11][4].CLK
clock => shift_reg[11][5].CLK
clock => shift_reg[11][6].CLK
clock => shift_reg[11][7].CLK
clock => shift_reg[12][0].CLK
clock => shift_reg[12][1].CLK
clock => shift_reg[12][2].CLK
clock => shift_reg[12][3].CLK
clock => shift_reg[12][4].CLK
clock => shift_reg[12][5].CLK
clock => shift_reg[12][6].CLK
clock => shift_reg[12][7].CLK
clock => shift_reg[13][0].CLK
clock => shift_reg[13][1].CLK
clock => shift_reg[13][2].CLK
clock => shift_reg[13][3].CLK
clock => shift_reg[13][4].CLK
clock => shift_reg[13][5].CLK
clock => shift_reg[13][6].CLK
clock => shift_reg[13][7].CLK
clock => shift_reg[14][0].CLK
clock => shift_reg[14][1].CLK
clock => shift_reg[14][2].CLK
clock => shift_reg[14][3].CLK
clock => shift_reg[14][4].CLK
clock => shift_reg[14][5].CLK
clock => shift_reg[14][6].CLK
clock => shift_reg[14][7].CLK
clock => shift_reg[15][0].CLK
clock => shift_reg[15][1].CLK
clock => shift_reg[15][2].CLK
clock => shift_reg[15][3].CLK
clock => shift_reg[15][4].CLK
clock => shift_reg[15][5].CLK
clock => shift_reg[15][6].CLK
clock => shift_reg[15][7].CLK
shiftin[0] => shift_reg[0][0].DATAIN
shiftin[1] => shift_reg[0][1].DATAIN
shiftin[2] => shift_reg[0][2].DATAIN
shiftin[3] => shift_reg[0][3].DATAIN
shiftin[4] => shift_reg[0][4].DATAIN
shiftin[5] => shift_reg[0][5].DATAIN
shiftin[6] => shift_reg[0][6].DATAIN
shiftin[7] => shift_reg[0][7].DATAIN
taps[0] <= shift_reg[15][0].DB_MAX_OUTPUT_PORT_TYPE
taps[1] <= shift_reg[15][1].DB_MAX_OUTPUT_PORT_TYPE
taps[2] <= shift_reg[15][2].DB_MAX_OUTPUT_PORT_TYPE
taps[3] <= shift_reg[15][3].DB_MAX_OUTPUT_PORT_TYPE
taps[4] <= shift_reg[15][4].DB_MAX_OUTPUT_PORT_TYPE
taps[5] <= shift_reg[15][5].DB_MAX_OUTPUT_PORT_TYPE
taps[6] <= shift_reg[15][6].DB_MAX_OUTPUT_PORT_TYPE
taps[7] <= shift_reg[15][7].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT
col => always0.IN0
col => always2.IN1
col => late_excess_col_reg.OUTPUTSELECT
late_col => always2.IN0
excess_col => always2.IN1
reset => frm_err~reg0.ACLR
reset => frm_stat_val~reg0.ACLR
reset => frm_mltcast~reg0.ACLR
reset => frm_unicast~reg0.ACLR
reset => frm_broadcast~reg0.ACLR
reset => type_length[0].ACLR
reset => type_length[1].ACLR
reset => type_length[2].ACLR
reset => type_length[3].ACLR
reset => type_length[4].ACLR
reset => type_length[5].ACLR
reset => type_length[6].ACLR
reset => type_length[7].ACLR
reset => type_length[8].ACLR
reset => type_length[9].ACLR
reset => type_length[10].ACLR
reset => type_length[11].ACLR
reset => type_length[12].ACLR
reset => type_length[13].ACLR
reset => type_length[14].ACLR
reset => type_length[15].ACLR
reset => dest_addr[0].ACLR
reset => dest_addr[1].ACLR
reset => dest_addr[2].ACLR
reset => dest_addr[3].ACLR
reset => dest_addr[4].ACLR
reset => dest_addr[5].ACLR
reset => dest_addr[6].ACLR
reset => dest_addr[7].ACLR
reset => dest_addr[8].ACLR
reset => dest_addr[9].ACLR
reset => dest_addr[10].ACLR
reset => dest_addr[11].ACLR
reset => dest_addr[12].ACLR
reset => dest_addr[13].ACLR
reset => dest_addr[14].ACLR
reset => dest_addr[15].ACLR
reset => dest_addr[16].ACLR
reset => dest_addr[17].ACLR
reset => dest_addr[18].ACLR
reset => dest_addr[19].ACLR
reset => dest_addr[20].ACLR
reset => dest_addr[21].ACLR
reset => dest_addr[22].ACLR
reset => dest_addr[23].ACLR
reset => dest_addr[24].ACLR
reset => dest_addr[25].ACLR
reset => dest_addr[26].ACLR
reset => dest_addr[27].ACLR
reset => dest_addr[28].ACLR
reset => dest_addr[29].ACLR
reset => dest_addr[30].ACLR
reset => dest_addr[31].ACLR
reset => dest_addr[32].ACLR
reset => dest_addr[33].ACLR
reset => dest_addr[34].ACLR
reset => dest_addr[35].ACLR
reset => dest_addr[36].ACLR
reset => dest_addr[37].ACLR
reset => dest_addr[38].ACLR
reset => dest_addr[39].ACLR
reset => dest_addr[40].ACLR
reset => dest_addr[41].ACLR
reset => dest_addr[42].ACLR
reset => dest_addr[43].ACLR
reset => dest_addr[44].ACLR
reset => dest_addr[45].ACLR
reset => dest_addr[46].ACLR
reset => dest_addr[47].ACLR
reset => frm_cnt[0].ACLR
reset => frm_cnt[1].ACLR
reset => frm_cnt[2].ACLR
reset => frm_cnt[3].ACLR
reset => frm_cnt[4].ACLR
reset => frm_cnt[5].ACLR
reset => frm_cnt[6].ACLR
reset => frm_cnt[7].ACLR
reset => frm_cnt[8].ACLR
reset => frm_cnt[9].ACLR
reset => frm_cnt[10].ACLR
reset => frm_cnt[11].ACLR
reset => frm_cnt[12].ACLR
reset => frm_cnt[13].ACLR
reset => frm_cnt[14].ACLR
reset => frm_cnt[15].ACLR
reset => frm_stack_vlan.ACLR
reset => frm_vlan.ACLR
reset => sop_reg[0].ACLR
reset => sop_reg[1].ACLR
reset => sop_reg[2].ACLR
reset => sop_reg[3].ACLR
reset => sop_reg[4].ACLR
reset => sop_reg[5].ACLR
reset => sop_reg[6].ACLR
reset => sop_reg[7].ACLR
reset => sop_reg[8].ACLR
reset => sop_reg[9].ACLR
reset => sop_reg[10].ACLR
reset => sop_reg[11].ACLR
reset => sop_reg[12].ACLR
reset => sop_reg[13].ACLR
reset => sop_reg[14].ACLR
reset => sop_reg[15].ACLR
reset => sop_reg[16].ACLR
reset => sop_reg[17].ACLR
reset => sop_reg[18].ACLR
reset => sop_reg[19].ACLR
reset => sop_reg[20].ACLR
reset => sop_reg[21].ACLR
reset => sop_reg[22].ACLR
reset => sop_reg[23].ACLR
reset => sop_reg[24].ACLR
reset => sop_reg[25].ACLR
reset => late_excess_col_reg.ACLR
reset => frm_err_reg.ACLR
reset => col_reg.ACLR
tx_clk => frm_err~reg0.CLK
tx_clk => frm_stat_val~reg0.CLK
tx_clk => frm_mltcast~reg0.CLK
tx_clk => frm_unicast~reg0.CLK
tx_clk => frm_broadcast~reg0.CLK
tx_clk => type_length[0].CLK
tx_clk => type_length[1].CLK
tx_clk => type_length[2].CLK
tx_clk => type_length[3].CLK
tx_clk => type_length[4].CLK
tx_clk => type_length[5].CLK
tx_clk => type_length[6].CLK
tx_clk => type_length[7].CLK
tx_clk => type_length[8].CLK
tx_clk => type_length[9].CLK
tx_clk => type_length[10].CLK
tx_clk => type_length[11].CLK
tx_clk => type_length[12].CLK
tx_clk => type_length[13].CLK
tx_clk => type_length[14].CLK
tx_clk => type_length[15].CLK
tx_clk => dest_addr[0].CLK
tx_clk => dest_addr[1].CLK
tx_clk => dest_addr[2].CLK
tx_clk => dest_addr[3].CLK
tx_clk => dest_addr[4].CLK
tx_clk => dest_addr[5].CLK
tx_clk => dest_addr[6].CLK
tx_clk => dest_addr[7].CLK
tx_clk => dest_addr[8].CLK
tx_clk => dest_addr[9].CLK
tx_clk => dest_addr[10].CLK
tx_clk => dest_addr[11].CLK
tx_clk => dest_addr[12].CLK
tx_clk => dest_addr[13].CLK
tx_clk => dest_addr[14].CLK
tx_clk => dest_addr[15].CLK
tx_clk => dest_addr[16].CLK
tx_clk => dest_addr[17].CLK
tx_clk => dest_addr[18].CLK
tx_clk => dest_addr[19].CLK
tx_clk => dest_addr[20].CLK
tx_clk => dest_addr[21].CLK
tx_clk => dest_addr[22].CLK
tx_clk => dest_addr[23].CLK
tx_clk => dest_addr[24].CLK
tx_clk => dest_addr[25].CLK
tx_clk => dest_addr[26].CLK
tx_clk => dest_addr[27].CLK
tx_clk => dest_addr[28].CLK
tx_clk => dest_addr[29].CLK
tx_clk => dest_addr[30].CLK
tx_clk => dest_addr[31].CLK
tx_clk => dest_addr[32].CLK
tx_clk => dest_addr[33].CLK
tx_clk => dest_addr[34].CLK
tx_clk => dest_addr[35].CLK
tx_clk => dest_addr[36].CLK
tx_clk => dest_addr[37].CLK
tx_clk => dest_addr[38].CLK
tx_clk => dest_addr[39].CLK
tx_clk => dest_addr[40].CLK
tx_clk => dest_addr[41].CLK
tx_clk => dest_addr[42].CLK
tx_clk => dest_addr[43].CLK
tx_clk => dest_addr[44].CLK
tx_clk => dest_addr[45].CLK
tx_clk => dest_addr[46].CLK
tx_clk => dest_addr[47].CLK
tx_clk => frm_cnt[0].CLK
tx_clk => frm_cnt[1].CLK
tx_clk => frm_cnt[2].CLK
tx_clk => frm_cnt[3].CLK
tx_clk => frm_cnt[4].CLK
tx_clk => frm_cnt[5].CLK
tx_clk => frm_cnt[6].CLK
tx_clk => frm_cnt[7].CLK
tx_clk => frm_cnt[8].CLK
tx_clk => frm_cnt[9].CLK
tx_clk => frm_cnt[10].CLK
tx_clk => frm_cnt[11].CLK
tx_clk => frm_cnt[12].CLK
tx_clk => frm_cnt[13].CLK
tx_clk => frm_cnt[14].CLK
tx_clk => frm_cnt[15].CLK
tx_clk => frm_stack_vlan.CLK
tx_clk => frm_vlan.CLK
tx_clk => sop_reg[0].CLK
tx_clk => sop_reg[1].CLK
tx_clk => sop_reg[2].CLK
tx_clk => sop_reg[3].CLK
tx_clk => sop_reg[4].CLK
tx_clk => sop_reg[5].CLK
tx_clk => sop_reg[6].CLK
tx_clk => sop_reg[7].CLK
tx_clk => sop_reg[8].CLK
tx_clk => sop_reg[9].CLK
tx_clk => sop_reg[10].CLK
tx_clk => sop_reg[11].CLK
tx_clk => sop_reg[12].CLK
tx_clk => sop_reg[13].CLK
tx_clk => sop_reg[14].CLK
tx_clk => sop_reg[15].CLK
tx_clk => sop_reg[16].CLK
tx_clk => sop_reg[17].CLK
tx_clk => sop_reg[18].CLK
tx_clk => sop_reg[19].CLK
tx_clk => sop_reg[20].CLK
tx_clk => sop_reg[21].CLK
tx_clk => sop_reg[22].CLK
tx_clk => sop_reg[23].CLK
tx_clk => sop_reg[24].CLK
tx_clk => sop_reg[25].CLK
tx_clk => late_excess_col_reg.CLK
tx_clk => frm_err_reg.CLK
tx_clk => col_reg.CLK
clk_ena => frm_err.IN1
clk_ena => frm_stat_val.DATAB
clk_ena => col_reg.ENA
clk_ena => frm_err_reg.ENA
clk_ena => sop_reg[25].ENA
clk_ena => sop_reg[24].ENA
clk_ena => sop_reg[23].ENA
clk_ena => sop_reg[22].ENA
clk_ena => sop_reg[21].ENA
clk_ena => sop_reg[20].ENA
clk_ena => sop_reg[19].ENA
clk_ena => sop_reg[18].ENA
clk_ena => sop_reg[17].ENA
clk_ena => sop_reg[16].ENA
clk_ena => sop_reg[15].ENA
clk_ena => sop_reg[14].ENA
clk_ena => sop_reg[13].ENA
clk_ena => sop_reg[12].ENA
clk_ena => sop_reg[11].ENA
clk_ena => sop_reg[10].ENA
clk_ena => sop_reg[9].ENA
clk_ena => sop_reg[8].ENA
clk_ena => sop_reg[7].ENA
clk_ena => sop_reg[6].ENA
clk_ena => sop_reg[5].ENA
clk_ena => sop_reg[4].ENA
clk_ena => sop_reg[3].ENA
clk_ena => sop_reg[2].ENA
clk_ena => sop_reg[1].ENA
clk_ena => sop_reg[0].ENA
clk_ena => frm_cnt[15].ENA
clk_ena => frm_cnt[14].ENA
clk_ena => frm_cnt[13].ENA
clk_ena => frm_cnt[12].ENA
clk_ena => frm_cnt[11].ENA
clk_ena => frm_cnt[10].ENA
clk_ena => frm_cnt[9].ENA
clk_ena => frm_cnt[8].ENA
clk_ena => frm_cnt[7].ENA
clk_ena => frm_cnt[6].ENA
clk_ena => frm_cnt[5].ENA
clk_ena => frm_cnt[4].ENA
clk_ena => frm_cnt[3].ENA
clk_ena => frm_cnt[2].ENA
clk_ena => frm_cnt[1].ENA
clk_ena => frm_cnt[0].ENA
clk_ena => dest_addr[47].ENA
clk_ena => dest_addr[46].ENA
clk_ena => dest_addr[45].ENA
clk_ena => dest_addr[44].ENA
clk_ena => dest_addr[43].ENA
clk_ena => dest_addr[42].ENA
clk_ena => dest_addr[41].ENA
clk_ena => dest_addr[40].ENA
clk_ena => dest_addr[39].ENA
clk_ena => dest_addr[38].ENA
clk_ena => dest_addr[37].ENA
clk_ena => dest_addr[36].ENA
clk_ena => dest_addr[35].ENA
clk_ena => dest_addr[34].ENA
clk_ena => dest_addr[33].ENA
clk_ena => dest_addr[32].ENA
clk_ena => dest_addr[31].ENA
clk_ena => dest_addr[30].ENA
clk_ena => dest_addr[29].ENA
clk_ena => dest_addr[28].ENA
clk_ena => dest_addr[27].ENA
clk_ena => dest_addr[26].ENA
clk_ena => dest_addr[25].ENA
clk_ena => dest_addr[24].ENA
clk_ena => dest_addr[23].ENA
clk_ena => dest_addr[22].ENA
clk_ena => dest_addr[21].ENA
clk_ena => dest_addr[20].ENA
clk_ena => dest_addr[19].ENA
clk_ena => dest_addr[18].ENA
clk_ena => dest_addr[17].ENA
clk_ena => dest_addr[16].ENA
clk_ena => dest_addr[15].ENA
clk_ena => dest_addr[14].ENA
clk_ena => dest_addr[13].ENA
clk_ena => dest_addr[12].ENA
clk_ena => dest_addr[11].ENA
clk_ena => dest_addr[10].ENA
clk_ena => dest_addr[9].ENA
clk_ena => dest_addr[8].ENA
clk_ena => dest_addr[7].ENA
clk_ena => dest_addr[6].ENA
clk_ena => dest_addr[5].ENA
clk_ena => dest_addr[4].ENA
clk_ena => dest_addr[3].ENA
clk_ena => dest_addr[2].ENA
clk_ena => dest_addr[1].ENA
clk_ena => dest_addr[0].ENA
clk_ena => type_length[15].ENA
clk_ena => type_length[14].ENA
clk_ena => type_length[13].ENA
clk_ena => type_length[12].ENA
clk_ena => type_length[11].ENA
clk_ena => type_length[10].ENA
clk_ena => type_length[9].ENA
clk_ena => type_length[8].ENA
clk_ena => type_length[7].ENA
clk_ena => type_length[6].ENA
clk_ena => type_length[5].ENA
clk_ena => type_length[4].ENA
clk_ena => type_length[3].ENA
clk_ena => type_length[2].ENA
clk_ena => type_length[1].ENA
clk_ena => type_length[0].ENA
data_en => always0.IN1
data_en => always1.IN1
data_en => sop_reg.DATAA
data_en => always5.IN1
data_en => always0.IN1
data_err => data_err_temp.IN1
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => dest_addr.DATAB
data[0] => type_length.DATAB
data[0] => type_length.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => dest_addr.DATAB
data[1] => type_length.DATAB
data[1] => type_length.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => dest_addr.DATAB
data[2] => type_length.DATAB
data[2] => type_length.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => dest_addr.DATAB
data[3] => type_length.DATAB
data[3] => type_length.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => dest_addr.DATAB
data[4] => type_length.DATAB
data[4] => type_length.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => dest_addr.DATAB
data[5] => type_length.DATAB
data[5] => type_length.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => dest_addr.DATAB
data[6] => type_length.DATAB
data[6] => type_length.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => dest_addr.DATAB
data[7] => type_length.DATAB
data[7] => type_length.DATAB
frm_stat_val <= frm_stat_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_err <= frm_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_length[0] <= frm_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
frm_length[1] <= frm_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
frm_length[2] <= frm_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
frm_length[3] <= frm_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
frm_length[4] <= frm_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
frm_length[5] <= frm_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
frm_length[6] <= frm_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
frm_length[7] <= frm_cnt[7].DB_MAX_OUTPUT_PORT_TYPE
frm_length[8] <= frm_cnt[8].DB_MAX_OUTPUT_PORT_TYPE
frm_length[9] <= frm_cnt[9].DB_MAX_OUTPUT_PORT_TYPE
frm_length[10] <= frm_cnt[10].DB_MAX_OUTPUT_PORT_TYPE
frm_length[11] <= frm_cnt[11].DB_MAX_OUTPUT_PORT_TYPE
frm_length[12] <= frm_cnt[12].DB_MAX_OUTPUT_PORT_TYPE
frm_length[13] <= frm_cnt[13].DB_MAX_OUTPUT_PORT_TYPE
frm_length[14] <= frm_cnt[14].DB_MAX_OUTPUT_PORT_TYPE
frm_length[15] <= frm_cnt[15].DB_MAX_OUTPUT_PORT_TYPE
frm_unicast <= frm_unicast~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_broadcast <= frm_broadcast~reg0.DB_MAX_OUTPUT_PORT_TYPE
frm_mltcast <= frm_mltcast~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX
gm_rx_col => always2.IN1
gm_rx_col => gm_rx_col_reg.DATAB
gm_rx_crs => gm_rx_crs.IN1
col <= col_int.DB_MAX_OUTPUT_PORT_TYPE
crs <= altera_eth_tse_std_synchronizer:U_SYNC_6.dout
smac_0[0] => ~NO_FANOUT~
smac_0[1] => ~NO_FANOUT~
smac_0[2] => ~NO_FANOUT~
smac_0[3] => ~NO_FANOUT~
smac_0[4] => ~NO_FANOUT~
smac_0[5] => ~NO_FANOUT~
smac_0[6] => ~NO_FANOUT~
smac_0[7] => ~NO_FANOUT~
smac_0[8] => ~NO_FANOUT~
smac_0[9] => ~NO_FANOUT~
smac_0[10] => ~NO_FANOUT~
smac_0[11] => ~NO_FANOUT~
smac_0[12] => ~NO_FANOUT~
smac_0[13] => ~NO_FANOUT~
smac_0[14] => ~NO_FANOUT~
smac_0[15] => ~NO_FANOUT~
smac_0[16] => ~NO_FANOUT~
smac_0[17] => ~NO_FANOUT~
smac_0[18] => ~NO_FANOUT~
smac_0[19] => ~NO_FANOUT~
smac_0[20] => ~NO_FANOUT~
smac_0[21] => ~NO_FANOUT~
smac_0[22] => ~NO_FANOUT~
smac_0[23] => ~NO_FANOUT~
smac_0[24] => ~NO_FANOUT~
smac_0[25] => ~NO_FANOUT~
smac_0[26] => ~NO_FANOUT~
smac_0[27] => ~NO_FANOUT~
smac_0[28] => ~NO_FANOUT~
smac_0[29] => ~NO_FANOUT~
smac_0[30] => ~NO_FANOUT~
smac_0[31] => ~NO_FANOUT~
smac_0[32] => ~NO_FANOUT~
smac_0[33] => ~NO_FANOUT~
smac_0[34] => ~NO_FANOUT~
smac_0[35] => ~NO_FANOUT~
smac_0[36] => ~NO_FANOUT~
smac_0[37] => ~NO_FANOUT~
smac_0[38] => ~NO_FANOUT~
smac_0[39] => ~NO_FANOUT~
smac_0[40] => ~NO_FANOUT~
smac_0[41] => ~NO_FANOUT~
smac_0[42] => ~NO_FANOUT~
smac_0[43] => ~NO_FANOUT~
smac_0[44] => ~NO_FANOUT~
smac_0[45] => ~NO_FANOUT~
smac_0[46] => ~NO_FANOUT~
smac_0[47] => ~NO_FANOUT~
smac_1[0] => ~NO_FANOUT~
smac_1[1] => ~NO_FANOUT~
smac_1[2] => ~NO_FANOUT~
smac_1[3] => ~NO_FANOUT~
smac_1[4] => ~NO_FANOUT~
smac_1[5] => ~NO_FANOUT~
smac_1[6] => ~NO_FANOUT~
smac_1[7] => ~NO_FANOUT~
smac_1[8] => ~NO_FANOUT~
smac_1[9] => ~NO_FANOUT~
smac_1[10] => ~NO_FANOUT~
smac_1[11] => ~NO_FANOUT~
smac_1[12] => ~NO_FANOUT~
smac_1[13] => ~NO_FANOUT~
smac_1[14] => ~NO_FANOUT~
smac_1[15] => ~NO_FANOUT~
smac_1[16] => ~NO_FANOUT~
smac_1[17] => ~NO_FANOUT~
smac_1[18] => ~NO_FANOUT~
smac_1[19] => ~NO_FANOUT~
smac_1[20] => ~NO_FANOUT~
smac_1[21] => ~NO_FANOUT~
smac_1[22] => ~NO_FANOUT~
smac_1[23] => ~NO_FANOUT~
smac_1[24] => ~NO_FANOUT~
smac_1[25] => ~NO_FANOUT~
smac_1[26] => ~NO_FANOUT~
smac_1[27] => ~NO_FANOUT~
smac_1[28] => ~NO_FANOUT~
smac_1[29] => ~NO_FANOUT~
smac_1[30] => ~NO_FANOUT~
smac_1[31] => ~NO_FANOUT~
smac_1[32] => ~NO_FANOUT~
smac_1[33] => ~NO_FANOUT~
smac_1[34] => ~NO_FANOUT~
smac_1[35] => ~NO_FANOUT~
smac_1[36] => ~NO_FANOUT~
smac_1[37] => ~NO_FANOUT~
smac_1[38] => ~NO_FANOUT~
smac_1[39] => ~NO_FANOUT~
smac_1[40] => ~NO_FANOUT~
smac_1[41] => ~NO_FANOUT~
smac_1[42] => ~NO_FANOUT~
smac_1[43] => ~NO_FANOUT~
smac_1[44] => ~NO_FANOUT~
smac_1[45] => ~NO_FANOUT~
smac_1[46] => ~NO_FANOUT~
smac_1[47] => ~NO_FANOUT~
smac_2[0] => ~NO_FANOUT~
smac_2[1] => ~NO_FANOUT~
smac_2[2] => ~NO_FANOUT~
smac_2[3] => ~NO_FANOUT~
smac_2[4] => ~NO_FANOUT~
smac_2[5] => ~NO_FANOUT~
smac_2[6] => ~NO_FANOUT~
smac_2[7] => ~NO_FANOUT~
smac_2[8] => ~NO_FANOUT~
smac_2[9] => ~NO_FANOUT~
smac_2[10] => ~NO_FANOUT~
smac_2[11] => ~NO_FANOUT~
smac_2[12] => ~NO_FANOUT~
smac_2[13] => ~NO_FANOUT~
smac_2[14] => ~NO_FANOUT~
smac_2[15] => ~NO_FANOUT~
smac_2[16] => ~NO_FANOUT~
smac_2[17] => ~NO_FANOUT~
smac_2[18] => ~NO_FANOUT~
smac_2[19] => ~NO_FANOUT~
smac_2[20] => ~NO_FANOUT~
smac_2[21] => ~NO_FANOUT~
smac_2[22] => ~NO_FANOUT~
smac_2[23] => ~NO_FANOUT~
smac_2[24] => ~NO_FANOUT~
smac_2[25] => ~NO_FANOUT~
smac_2[26] => ~NO_FANOUT~
smac_2[27] => ~NO_FANOUT~
smac_2[28] => ~NO_FANOUT~
smac_2[29] => ~NO_FANOUT~
smac_2[30] => ~NO_FANOUT~
smac_2[31] => ~NO_FANOUT~
smac_2[32] => ~NO_FANOUT~
smac_2[33] => ~NO_FANOUT~
smac_2[34] => ~NO_FANOUT~
smac_2[35] => ~NO_FANOUT~
smac_2[36] => ~NO_FANOUT~
smac_2[37] => ~NO_FANOUT~
smac_2[38] => ~NO_FANOUT~
smac_2[39] => ~NO_FANOUT~
smac_2[40] => ~NO_FANOUT~
smac_2[41] => ~NO_FANOUT~
smac_2[42] => ~NO_FANOUT~
smac_2[43] => ~NO_FANOUT~
smac_2[44] => ~NO_FANOUT~
smac_2[45] => ~NO_FANOUT~
smac_2[46] => ~NO_FANOUT~
smac_2[47] => ~NO_FANOUT~
smac_3[0] => ~NO_FANOUT~
smac_3[1] => ~NO_FANOUT~
smac_3[2] => ~NO_FANOUT~
smac_3[3] => ~NO_FANOUT~
smac_3[4] => ~NO_FANOUT~
smac_3[5] => ~NO_FANOUT~
smac_3[6] => ~NO_FANOUT~
smac_3[7] => ~NO_FANOUT~
smac_3[8] => ~NO_FANOUT~
smac_3[9] => ~NO_FANOUT~
smac_3[10] => ~NO_FANOUT~
smac_3[11] => ~NO_FANOUT~
smac_3[12] => ~NO_FANOUT~
smac_3[13] => ~NO_FANOUT~
smac_3[14] => ~NO_FANOUT~
smac_3[15] => ~NO_FANOUT~
smac_3[16] => ~NO_FANOUT~
smac_3[17] => ~NO_FANOUT~
smac_3[18] => ~NO_FANOUT~
smac_3[19] => ~NO_FANOUT~
smac_3[20] => ~NO_FANOUT~
smac_3[21] => ~NO_FANOUT~
smac_3[22] => ~NO_FANOUT~
smac_3[23] => ~NO_FANOUT~
smac_3[24] => ~NO_FANOUT~
smac_3[25] => ~NO_FANOUT~
smac_3[26] => ~NO_FANOUT~
smac_3[27] => ~NO_FANOUT~
smac_3[28] => ~NO_FANOUT~
smac_3[29] => ~NO_FANOUT~
smac_3[30] => ~NO_FANOUT~
smac_3[31] => ~NO_FANOUT~
smac_3[32] => ~NO_FANOUT~
smac_3[33] => ~NO_FANOUT~
smac_3[34] => ~NO_FANOUT~
smac_3[35] => ~NO_FANOUT~
smac_3[36] => ~NO_FANOUT~
smac_3[37] => ~NO_FANOUT~
smac_3[38] => ~NO_FANOUT~
smac_3[39] => ~NO_FANOUT~
smac_3[40] => ~NO_FANOUT~
smac_3[41] => ~NO_FANOUT~
smac_3[42] => ~NO_FANOUT~
smac_3[43] => ~NO_FANOUT~
smac_3[44] => ~NO_FANOUT~
smac_3[45] => ~NO_FANOUT~
smac_3[46] => ~NO_FANOUT~
smac_3[47] => ~NO_FANOUT~
tx_addr_sel[0] => ~NO_FANOUT~
tx_addr_sel[1] => ~NO_FANOUT~
tx_addr_sel[2] => ~NO_FANOUT~
reset_tx_clk => reset_tx_clk.IN1
tx_clk => tx_clk.IN12
txclk_ena => txclk_ena.IN1
ethernet_mode => ethernet_mode.IN1
half_duplex_ena => half_duplex_ena.IN1
tx_en <= tx_en_s[1].DB_MAX_OUTPUT_PORT_TYPE
tx_d[0] <= rd_14[0].DB_MAX_OUTPUT_PORT_TYPE
tx_d[1] <= rd_14[1].DB_MAX_OUTPUT_PORT_TYPE
tx_d[2] <= rd_14[2].DB_MAX_OUTPUT_PORT_TYPE
tx_d[3] <= rd_14[3].DB_MAX_OUTPUT_PORT_TYPE
tx_d[4] <= rd_14[4].DB_MAX_OUTPUT_PORT_TYPE
tx_d[5] <= rd_14[5].DB_MAX_OUTPUT_PORT_TYPE
tx_d[6] <= rd_14[6].DB_MAX_OUTPUT_PORT_TYPE
tx_d[7] <= rd_14[7].DB_MAX_OUTPUT_PORT_TYPE
tx_err <= tx_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
xoff_gen => xoff_gen.IN1
xon_gen => xon_gen.IN1
tx_crc_fwd => crc_fwd.DATAB
src_mac_insert => always16.IN1
src_mac_insert => always16.IN1
src_mac_insert => always16.IN1
src_mac_insert => always16.IN1
src_mac_insert => always16.IN1
src_mac_insert => always16.IN1
enable_tx => enable_tx.IN1
mac_ena_int => mac_ena.IN1
mac_addr[0] => rd_3.DATAB
mac_addr[0] => Mux7.IN19
mac_addr[1] => rd_3.DATAB
mac_addr[1] => Mux6.IN19
mac_addr[2] => rd_3.DATAB
mac_addr[2] => Mux5.IN19
mac_addr[3] => rd_3.DATAB
mac_addr[3] => Mux4.IN19
mac_addr[4] => rd_3.DATAB
mac_addr[4] => Mux3.IN19
mac_addr[5] => rd_3.DATAB
mac_addr[5] => Mux2.IN19
mac_addr[6] => rd_3.DATAB
mac_addr[6] => Mux1.IN19
mac_addr[7] => rd_3.DATAB
mac_addr[7] => Mux0.IN19
mac_addr[8] => rd_3.DATAB
mac_addr[8] => Mux7.IN18
mac_addr[9] => rd_3.DATAB
mac_addr[9] => Mux6.IN18
mac_addr[10] => rd_3.DATAB
mac_addr[10] => Mux5.IN18
mac_addr[11] => rd_3.DATAB
mac_addr[11] => Mux4.IN18
mac_addr[12] => rd_3.DATAB
mac_addr[12] => Mux3.IN18
mac_addr[13] => rd_3.DATAB
mac_addr[13] => Mux2.IN18
mac_addr[14] => rd_3.DATAB
mac_addr[14] => Mux1.IN18
mac_addr[15] => rd_3.DATAB
mac_addr[15] => Mux0.IN18
mac_addr[16] => rd_3.DATAB
mac_addr[16] => Mux7.IN17
mac_addr[17] => rd_3.DATAB
mac_addr[17] => Mux6.IN17
mac_addr[18] => rd_3.DATAB
mac_addr[18] => Mux5.IN17
mac_addr[19] => rd_3.DATAB
mac_addr[19] => Mux4.IN17
mac_addr[20] => rd_3.DATAB
mac_addr[20] => Mux3.IN17
mac_addr[21] => rd_3.DATAB
mac_addr[21] => Mux2.IN17
mac_addr[22] => rd_3.DATAB
mac_addr[22] => Mux1.IN17
mac_addr[23] => rd_3.DATAB
mac_addr[23] => Mux0.IN17
mac_addr[24] => rd_3.DATAB
mac_addr[24] => Mux7.IN16
mac_addr[25] => rd_3.DATAB
mac_addr[25] => Mux6.IN16
mac_addr[26] => rd_3.DATAB
mac_addr[26] => Mux5.IN16
mac_addr[27] => rd_3.DATAB
mac_addr[27] => Mux4.IN16
mac_addr[28] => rd_3.DATAB
mac_addr[28] => Mux3.IN16
mac_addr[29] => rd_3.DATAB
mac_addr[29] => Mux2.IN16
mac_addr[30] => rd_3.DATAB
mac_addr[30] => Mux1.IN16
mac_addr[31] => rd_3.DATAB
mac_addr[31] => Mux0.IN16
mac_addr[32] => rd_3.DATAB
mac_addr[32] => Mux7.IN15
mac_addr[33] => rd_3.DATAB
mac_addr[33] => Mux6.IN15
mac_addr[34] => rd_3.DATAB
mac_addr[34] => Mux5.IN15
mac_addr[35] => rd_3.DATAB
mac_addr[35] => Mux4.IN15
mac_addr[36] => rd_3.DATAB
mac_addr[36] => Mux3.IN15
mac_addr[37] => rd_3.DATAB
mac_addr[37] => Mux2.IN15
mac_addr[38] => rd_3.DATAB
mac_addr[38] => Mux1.IN15
mac_addr[39] => rd_3.DATAB
mac_addr[39] => Mux0.IN15
mac_addr[40] => rd_3.DATAB
mac_addr[40] => Mux7.IN14
mac_addr[41] => rd_3.DATAB
mac_addr[41] => Mux6.IN14
mac_addr[42] => rd_3.DATAB
mac_addr[42] => Mux5.IN14
mac_addr[43] => rd_3.DATAB
mac_addr[43] => Mux4.IN14
mac_addr[44] => rd_3.DATAB
mac_addr[44] => Mux3.IN14
mac_addr[45] => rd_3.DATAB
mac_addr[45] => Mux2.IN14
mac_addr[46] => rd_3.DATAB
mac_addr[46] => Mux1.IN14
mac_addr[47] => rd_3.DATAB
mac_addr[47] => Mux0.IN14
pause_quant_val[0] => pause_latch.DATAB
pause_quant_val[1] => pause_latch.DATAB
pause_quant_val[2] => pause_latch.DATAB
pause_quant_val[3] => pause_latch.DATAB
pause_quant_val[4] => pause_latch.DATAB
pause_quant_val[5] => pause_latch.DATAB
pause_quant_val[6] => pause_latch.DATAB
pause_quant_val[7] => pause_latch.DATAB
pause_quant_val[8] => pause_latch.DATAB
pause_quant_val[9] => pause_latch.DATAB
pause_quant_val[10] => pause_latch.DATAB
pause_quant_val[11] => pause_latch.DATAB
pause_quant_val[12] => pause_latch.DATAB
pause_quant_val[13] => pause_latch.DATAB
pause_quant_val[14] => pause_latch.DATAB
pause_quant_val[15] => pause_latch.DATAB
pause_quant_avb => quant_avb_reg1.DATAIN
pause_quant[0] => Equal27.IN15
pause_quant[0] => pause_frame_quant_val.DATAB
pause_quant[0] => pause_frame_quant_val.DATAB
pause_quant[1] => Equal27.IN14
pause_quant[1] => pause_frame_quant_val.DATAB
pause_quant[1] => pause_frame_quant_val.DATAB
pause_quant[2] => Equal27.IN13
pause_quant[2] => pause_frame_quant_val.DATAB
pause_quant[2] => pause_frame_quant_val.DATAB
pause_quant[3] => Equal27.IN12
pause_quant[3] => pause_frame_quant_val.DATAB
pause_quant[3] => pause_frame_quant_val.DATAB
pause_quant[4] => Equal27.IN11
pause_quant[4] => pause_frame_quant_val.DATAB
pause_quant[4] => pause_frame_quant_val.DATAB
pause_quant[5] => Equal27.IN10
pause_quant[5] => pause_frame_quant_val.DATAB
pause_quant[5] => pause_frame_quant_val.DATAB
pause_quant[6] => Equal27.IN9
pause_quant[6] => pause_frame_quant_val.DATAB
pause_quant[6] => pause_frame_quant_val.DATAB
pause_quant[7] => Equal27.IN8
pause_quant[7] => pause_frame_quant_val.DATAB
pause_quant[7] => pause_frame_quant_val.DATAB
pause_quant[8] => Equal27.IN7
pause_quant[8] => pause_frame_quant_val.DATAB
pause_quant[8] => pause_frame_quant_val.DATAB
pause_quant[9] => Equal27.IN6
pause_quant[9] => pause_frame_quant_val.DATAB
pause_quant[9] => pause_frame_quant_val.DATAB
pause_quant[10] => Equal27.IN5
pause_quant[10] => pause_frame_quant_val.DATAB
pause_quant[10] => pause_frame_quant_val.DATAB
pause_quant[11] => Equal27.IN4
pause_quant[11] => pause_frame_quant_val.DATAB
pause_quant[11] => pause_frame_quant_val.DATAB
pause_quant[12] => Equal27.IN3
pause_quant[12] => pause_frame_quant_val.DATAB
pause_quant[12] => pause_frame_quant_val.DATAB
pause_quant[13] => Equal27.IN2
pause_quant[13] => pause_frame_quant_val.DATAB
pause_quant[13] => pause_frame_quant_val.DATAB
pause_quant[14] => Equal27.IN1
pause_quant[14] => pause_frame_quant_val.DATAB
pause_quant[14] => pause_frame_quant_val.DATAB
pause_quant[15] => Equal27.IN0
pause_quant[15] => pause_frame_quant_val.DATAB
pause_quant[15] => pause_frame_quant_val.DATAB
holdoff_quant[0] => Equal26.IN43
holdoff_quant[1] => Equal26.IN42
holdoff_quant[2] => Equal26.IN41
holdoff_quant[3] => Equal26.IN40
holdoff_quant[4] => Equal26.IN39
holdoff_quant[5] => Equal26.IN38
holdoff_quant[6] => Equal26.IN37
holdoff_quant[7] => Equal26.IN36
holdoff_quant[8] => Equal26.IN35
holdoff_quant[9] => Equal26.IN34
holdoff_quant[10] => Equal26.IN33
holdoff_quant[11] => Equal26.IN32
holdoff_quant[12] => Equal26.IN31
holdoff_quant[13] => Equal26.IN30
holdoff_quant[14] => Equal26.IN29
holdoff_quant[15] => Equal26.IN28
magic_ena => magic_ena.IN1
sleep_ena => sleep_ena.IN1
tx_ipg_len[0] => tx_ipg_len[0].IN1
tx_ipg_len[1] => tx_ipg_len[1].IN1
tx_ipg_len[2] => tx_ipg_len[2].IN1
tx_ipg_len[3] => tx_ipg_len[3].IN1
tx_ipg_len[4] => tx_ipg_len[4].IN1
pause_tx <= pause_tx~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_ff_uflow <= tx_ff_uflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_stat_empty => always6.IN1
tx_stat_empty => always9.IN1
tx_stat_empty => always11.IN1
tx_stat => always16.IN1
tx_stat_rden <= tx_stat_rden~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_septy => rx_septy.IN1
tx_data_int[0] => rd_1.DATAB
tx_data_int[1] => rd_1.DATAB
tx_data_int[2] => rd_1.DATAB
tx_data_int[3] => rd_1.DATAB
tx_data_int[4] => rd_1.DATAB
tx_data_int[5] => rd_1.DATAB
tx_data_int[6] => rd_1.DATAB
tx_data_int[7] => rd_1.DATAB
tx_sav_int => tx_sav_int_reg.DATAIN
tx_empty => always6.IN1
tx_empty => always9.IN1
tx_empty => always6.IN1
tx_sop_int => always6.IN1
tx_sop_int => sop.DATAB
tx_eop_int => eop_0.IN1
tx_rden_int <= tx_rden_int.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_MAGIC_ENA
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_MAGIC_ENA|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_SLEEP_ENA
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_SLEEP_ENA|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3
clk => clk.IN5
reset_n => reset_n.IN5
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_5
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC
clk => clk.IN2
clk_ena => clk_ena.IN2
rst => rst.IN2
sof => sof.IN1
data[0] => data_i.DATAB
data[1] => data_i.DATAB
data[2] => data_i.DATAB
data[3] => data_i.DATAB
data[4] => data_i.DATAB
data[5] => data_i.DATAB
data[6] => data_i.DATAB
data[7] => data_i.DATAB
eof => eof.IN1
crc_vld <= altera_tse_crc32ctl8:U_CTL.crc_vld
crc[0] <= altera_tse_crc32galois8:U_GALS.outp
crc[1] <= altera_tse_crc32galois8:U_GALS.outp
crc[2] <= altera_tse_crc32galois8:U_GALS.outp
crc[3] <= altera_tse_crc32galois8:U_GALS.outp
crc[4] <= altera_tse_crc32galois8:U_GALS.outp
crc[5] <= altera_tse_crc32galois8:U_GALS.outp
crc[6] <= altera_tse_crc32galois8:U_GALS.outp
crc[7] <= altera_tse_crc32galois8:U_GALS.outp
crc[8] <= altera_tse_crc32galois8:U_GALS.outp
crc[9] <= altera_tse_crc32galois8:U_GALS.outp
crc[10] <= altera_tse_crc32galois8:U_GALS.outp
crc[11] <= altera_tse_crc32galois8:U_GALS.outp
crc[12] <= altera_tse_crc32galois8:U_GALS.outp
crc[13] <= altera_tse_crc32galois8:U_GALS.outp
crc[14] <= altera_tse_crc32galois8:U_GALS.outp
crc[15] <= altera_tse_crc32galois8:U_GALS.outp
crc[16] <= altera_tse_crc32galois8:U_GALS.outp
crc[17] <= altera_tse_crc32galois8:U_GALS.outp
crc[18] <= altera_tse_crc32galois8:U_GALS.outp
crc[19] <= altera_tse_crc32galois8:U_GALS.outp
crc[20] <= altera_tse_crc32galois8:U_GALS.outp
crc[21] <= altera_tse_crc32galois8:U_GALS.outp
crc[22] <= altera_tse_crc32galois8:U_GALS.outp
crc[23] <= altera_tse_crc32galois8:U_GALS.outp
crc[24] <= altera_tse_crc32galois8:U_GALS.outp
crc[25] <= altera_tse_crc32galois8:U_GALS.outp
crc[26] <= altera_tse_crc32galois8:U_GALS.outp
crc[27] <= altera_tse_crc32galois8:U_GALS.outp
crc[28] <= altera_tse_crc32galois8:U_GALS.outp
crc[29] <= altera_tse_crc32galois8:U_GALS.outp
crc[30] <= altera_tse_crc32galois8:U_GALS.outp
crc[31] <= altera_tse_crc32galois8:U_GALS.outp


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS
clk => reg_out[0].CLK
clk => reg_out[1].CLK
clk => reg_out[2].CLK
clk => reg_out[3].CLK
clk => reg_out[4].CLK
clk => reg_out[5].CLK
clk => reg_out[6].CLK
clk => reg_out[7].CLK
clk => reg_out[8].CLK
clk => reg_out[9].CLK
clk => reg_out[10].CLK
clk => reg_out[11].CLK
clk => reg_out[12].CLK
clk => reg_out[13].CLK
clk => reg_out[14].CLK
clk => reg_out[15].CLK
clk => reg_out[16].CLK
clk => reg_out[17].CLK
clk => reg_out[18].CLK
clk => reg_out[19].CLK
clk => reg_out[20].CLK
clk => reg_out[21].CLK
clk => reg_out[22].CLK
clk => reg_out[23].CLK
clk => reg_out[24].CLK
clk => reg_out[25].CLK
clk => reg_out[26].CLK
clk => reg_out[27].CLK
clk => reg_out[28].CLK
clk => reg_out[29].CLK
clk => reg_out[30].CLK
clk => reg_out[31].CLK
clk_ena => reg_out[0].ENA
clk_ena => reg_out[31].ENA
clk_ena => reg_out[30].ENA
clk_ena => reg_out[29].ENA
clk_ena => reg_out[28].ENA
clk_ena => reg_out[27].ENA
clk_ena => reg_out[26].ENA
clk_ena => reg_out[25].ENA
clk_ena => reg_out[24].ENA
clk_ena => reg_out[23].ENA
clk_ena => reg_out[22].ENA
clk_ena => reg_out[21].ENA
clk_ena => reg_out[20].ENA
clk_ena => reg_out[19].ENA
clk_ena => reg_out[18].ENA
clk_ena => reg_out[17].ENA
clk_ena => reg_out[16].ENA
clk_ena => reg_out[15].ENA
clk_ena => reg_out[14].ENA
clk_ena => reg_out[13].ENA
clk_ena => reg_out[12].ENA
clk_ena => reg_out[11].ENA
clk_ena => reg_out[10].ENA
clk_ena => reg_out[9].ENA
clk_ena => reg_out[8].ENA
clk_ena => reg_out[7].ENA
clk_ena => reg_out[6].ENA
clk_ena => reg_out[5].ENA
clk_ena => reg_out[4].ENA
clk_ena => reg_out[3].ENA
clk_ena => reg_out[2].ENA
clk_ena => reg_out[1].ENA
rst => reg_out[0].ACLR
rst => reg_out[1].ACLR
rst => reg_out[2].ACLR
rst => reg_out[3].ACLR
rst => reg_out[4].ACLR
rst => reg_out[5].ACLR
rst => reg_out[6].ACLR
rst => reg_out[7].ACLR
rst => reg_out[8].ACLR
rst => reg_out[9].ACLR
rst => reg_out[10].ACLR
rst => reg_out[11].ACLR
rst => reg_out[12].ACLR
rst => reg_out[13].ACLR
rst => reg_out[14].ACLR
rst => reg_out[15].ACLR
rst => reg_out[16].ACLR
rst => reg_out[17].ACLR
rst => reg_out[18].ACLR
rst => reg_out[19].ACLR
rst => reg_out[20].ACLR
rst => reg_out[21].ACLR
rst => reg_out[22].ACLR
rst => reg_out[23].ACLR
rst => reg_out[24].ACLR
rst => reg_out[25].ACLR
rst => reg_out[26].ACLR
rst => reg_out[27].ACLR
rst => reg_out[28].ACLR
rst => reg_out[29].ACLR
rst => reg_out[30].ACLR
rst => reg_out[31].ACLR
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
clr => reg_out.OUTPUTSELECT
data[0] => o1[27].IN1
data[1] => o1[22].IN1
data[2] => o1[9].IN1
data[3] => o1[28].IN1
data[4] => o[28].IN1
data[5] => o1[29].IN1
data[6] => o[30].IN1
data[7] => o[31].IN1
outp[0] <= reg_out[31].DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= reg_out[30].DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= reg_out[29].DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= reg_out[28].DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= reg_out[27].DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= reg_out[26].DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= reg_out[25].DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= reg_out[24].DB_MAX_OUTPUT_PORT_TYPE
outp[8] <= reg_out[23].DB_MAX_OUTPUT_PORT_TYPE
outp[9] <= reg_out[22].DB_MAX_OUTPUT_PORT_TYPE
outp[10] <= reg_out[21].DB_MAX_OUTPUT_PORT_TYPE
outp[11] <= reg_out[20].DB_MAX_OUTPUT_PORT_TYPE
outp[12] <= reg_out[19].DB_MAX_OUTPUT_PORT_TYPE
outp[13] <= reg_out[18].DB_MAX_OUTPUT_PORT_TYPE
outp[14] <= reg_out[17].DB_MAX_OUTPUT_PORT_TYPE
outp[15] <= reg_out[16].DB_MAX_OUTPUT_PORT_TYPE
outp[16] <= reg_out[15].DB_MAX_OUTPUT_PORT_TYPE
outp[17] <= reg_out[14].DB_MAX_OUTPUT_PORT_TYPE
outp[18] <= reg_out[13].DB_MAX_OUTPUT_PORT_TYPE
outp[19] <= reg_out[12].DB_MAX_OUTPUT_PORT_TYPE
outp[20] <= reg_out[11].DB_MAX_OUTPUT_PORT_TYPE
outp[21] <= reg_out[10].DB_MAX_OUTPUT_PORT_TYPE
outp[22] <= reg_out[9].DB_MAX_OUTPUT_PORT_TYPE
outp[23] <= reg_out[8].DB_MAX_OUTPUT_PORT_TYPE
outp[24] <= reg_out[7].DB_MAX_OUTPUT_PORT_TYPE
outp[25] <= reg_out[6].DB_MAX_OUTPUT_PORT_TYPE
outp[26] <= reg_out[5].DB_MAX_OUTPUT_PORT_TYPE
outp[27] <= reg_out[4].DB_MAX_OUTPUT_PORT_TYPE
outp[28] <= reg_out[3].DB_MAX_OUTPUT_PORT_TYPE
outp[29] <= reg_out[2].DB_MAX_OUTPUT_PORT_TYPE
outp[30] <= reg_out[1].DB_MAX_OUTPUT_PORT_TYPE
outp[31] <= reg_out[0].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL
clk => eof_dly[0].CLK
clk => eof_dly[1].CLK
clk => eof_dly[2].CLK
clk => eof_dly[3].CLK
clk => eof_dly[4].CLK
clk => eof_dly[5].CLK
clk_ena => eof_dly[0].ENA
clk_ena => eof_dly[5].ENA
clk_ena => eof_dly[4].ENA
clk_ena => eof_dly[3].ENA
clk_ena => eof_dly[2].ENA
clk_ena => eof_dly[1].ENA
rst => eof_dly[0].ACLR
rst => eof_dly[1].ACLR
rst => eof_dly[2].ACLR
rst => eof_dly[3].ACLR
rst => eof_dly[4].ACLR
rst => eof_dly[5].ACLR
eof => eof_dly[0].DATAIN
crc_vld <= eof_dly[5].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC
smac_0[0] => ~NO_FANOUT~
smac_0[1] => ~NO_FANOUT~
smac_0[2] => ~NO_FANOUT~
smac_0[3] => ~NO_FANOUT~
smac_0[4] => ~NO_FANOUT~
smac_0[5] => ~NO_FANOUT~
smac_0[6] => ~NO_FANOUT~
smac_0[7] => ~NO_FANOUT~
smac_0[8] => ~NO_FANOUT~
smac_0[9] => ~NO_FANOUT~
smac_0[10] => ~NO_FANOUT~
smac_0[11] => ~NO_FANOUT~
smac_0[12] => ~NO_FANOUT~
smac_0[13] => ~NO_FANOUT~
smac_0[14] => ~NO_FANOUT~
smac_0[15] => ~NO_FANOUT~
smac_0[16] => ~NO_FANOUT~
smac_0[17] => ~NO_FANOUT~
smac_0[18] => ~NO_FANOUT~
smac_0[19] => ~NO_FANOUT~
smac_0[20] => ~NO_FANOUT~
smac_0[21] => ~NO_FANOUT~
smac_0[22] => ~NO_FANOUT~
smac_0[23] => ~NO_FANOUT~
smac_0[24] => ~NO_FANOUT~
smac_0[25] => ~NO_FANOUT~
smac_0[26] => ~NO_FANOUT~
smac_0[27] => ~NO_FANOUT~
smac_0[28] => ~NO_FANOUT~
smac_0[29] => ~NO_FANOUT~
smac_0[30] => ~NO_FANOUT~
smac_0[31] => ~NO_FANOUT~
smac_0[32] => ~NO_FANOUT~
smac_0[33] => ~NO_FANOUT~
smac_0[34] => ~NO_FANOUT~
smac_0[35] => ~NO_FANOUT~
smac_0[36] => ~NO_FANOUT~
smac_0[37] => ~NO_FANOUT~
smac_0[38] => ~NO_FANOUT~
smac_0[39] => ~NO_FANOUT~
smac_0[40] => ~NO_FANOUT~
smac_0[41] => ~NO_FANOUT~
smac_0[42] => ~NO_FANOUT~
smac_0[43] => ~NO_FANOUT~
smac_0[44] => ~NO_FANOUT~
smac_0[45] => ~NO_FANOUT~
smac_0[46] => ~NO_FANOUT~
smac_0[47] => ~NO_FANOUT~
smac_1[0] => ~NO_FANOUT~
smac_1[1] => ~NO_FANOUT~
smac_1[2] => ~NO_FANOUT~
smac_1[3] => ~NO_FANOUT~
smac_1[4] => ~NO_FANOUT~
smac_1[5] => ~NO_FANOUT~
smac_1[6] => ~NO_FANOUT~
smac_1[7] => ~NO_FANOUT~
smac_1[8] => ~NO_FANOUT~
smac_1[9] => ~NO_FANOUT~
smac_1[10] => ~NO_FANOUT~
smac_1[11] => ~NO_FANOUT~
smac_1[12] => ~NO_FANOUT~
smac_1[13] => ~NO_FANOUT~
smac_1[14] => ~NO_FANOUT~
smac_1[15] => ~NO_FANOUT~
smac_1[16] => ~NO_FANOUT~
smac_1[17] => ~NO_FANOUT~
smac_1[18] => ~NO_FANOUT~
smac_1[19] => ~NO_FANOUT~
smac_1[20] => ~NO_FANOUT~
smac_1[21] => ~NO_FANOUT~
smac_1[22] => ~NO_FANOUT~
smac_1[23] => ~NO_FANOUT~
smac_1[24] => ~NO_FANOUT~
smac_1[25] => ~NO_FANOUT~
smac_1[26] => ~NO_FANOUT~
smac_1[27] => ~NO_FANOUT~
smac_1[28] => ~NO_FANOUT~
smac_1[29] => ~NO_FANOUT~
smac_1[30] => ~NO_FANOUT~
smac_1[31] => ~NO_FANOUT~
smac_1[32] => ~NO_FANOUT~
smac_1[33] => ~NO_FANOUT~
smac_1[34] => ~NO_FANOUT~
smac_1[35] => ~NO_FANOUT~
smac_1[36] => ~NO_FANOUT~
smac_1[37] => ~NO_FANOUT~
smac_1[38] => ~NO_FANOUT~
smac_1[39] => ~NO_FANOUT~
smac_1[40] => ~NO_FANOUT~
smac_1[41] => ~NO_FANOUT~
smac_1[42] => ~NO_FANOUT~
smac_1[43] => ~NO_FANOUT~
smac_1[44] => ~NO_FANOUT~
smac_1[45] => ~NO_FANOUT~
smac_1[46] => ~NO_FANOUT~
smac_1[47] => ~NO_FANOUT~
smac_2[0] => ~NO_FANOUT~
smac_2[1] => ~NO_FANOUT~
smac_2[2] => ~NO_FANOUT~
smac_2[3] => ~NO_FANOUT~
smac_2[4] => ~NO_FANOUT~
smac_2[5] => ~NO_FANOUT~
smac_2[6] => ~NO_FANOUT~
smac_2[7] => ~NO_FANOUT~
smac_2[8] => ~NO_FANOUT~
smac_2[9] => ~NO_FANOUT~
smac_2[10] => ~NO_FANOUT~
smac_2[11] => ~NO_FANOUT~
smac_2[12] => ~NO_FANOUT~
smac_2[13] => ~NO_FANOUT~
smac_2[14] => ~NO_FANOUT~
smac_2[15] => ~NO_FANOUT~
smac_2[16] => ~NO_FANOUT~
smac_2[17] => ~NO_FANOUT~
smac_2[18] => ~NO_FANOUT~
smac_2[19] => ~NO_FANOUT~
smac_2[20] => ~NO_FANOUT~
smac_2[21] => ~NO_FANOUT~
smac_2[22] => ~NO_FANOUT~
smac_2[23] => ~NO_FANOUT~
smac_2[24] => ~NO_FANOUT~
smac_2[25] => ~NO_FANOUT~
smac_2[26] => ~NO_FANOUT~
smac_2[27] => ~NO_FANOUT~
smac_2[28] => ~NO_FANOUT~
smac_2[29] => ~NO_FANOUT~
smac_2[30] => ~NO_FANOUT~
smac_2[31] => ~NO_FANOUT~
smac_2[32] => ~NO_FANOUT~
smac_2[33] => ~NO_FANOUT~
smac_2[34] => ~NO_FANOUT~
smac_2[35] => ~NO_FANOUT~
smac_2[36] => ~NO_FANOUT~
smac_2[37] => ~NO_FANOUT~
smac_2[38] => ~NO_FANOUT~
smac_2[39] => ~NO_FANOUT~
smac_2[40] => ~NO_FANOUT~
smac_2[41] => ~NO_FANOUT~
smac_2[42] => ~NO_FANOUT~
smac_2[43] => ~NO_FANOUT~
smac_2[44] => ~NO_FANOUT~
smac_2[45] => ~NO_FANOUT~
smac_2[46] => ~NO_FANOUT~
smac_2[47] => ~NO_FANOUT~
smac_3[0] => ~NO_FANOUT~
smac_3[1] => ~NO_FANOUT~
smac_3[2] => ~NO_FANOUT~
smac_3[3] => ~NO_FANOUT~
smac_3[4] => ~NO_FANOUT~
smac_3[5] => ~NO_FANOUT~
smac_3[6] => ~NO_FANOUT~
smac_3[7] => ~NO_FANOUT~
smac_3[8] => ~NO_FANOUT~
smac_3[9] => ~NO_FANOUT~
smac_3[10] => ~NO_FANOUT~
smac_3[11] => ~NO_FANOUT~
smac_3[12] => ~NO_FANOUT~
smac_3[13] => ~NO_FANOUT~
smac_3[14] => ~NO_FANOUT~
smac_3[15] => ~NO_FANOUT~
smac_3[16] => ~NO_FANOUT~
smac_3[17] => ~NO_FANOUT~
smac_3[18] => ~NO_FANOUT~
smac_3[19] => ~NO_FANOUT~
smac_3[20] => ~NO_FANOUT~
smac_3[21] => ~NO_FANOUT~
smac_3[22] => ~NO_FANOUT~
smac_3[23] => ~NO_FANOUT~
smac_3[24] => ~NO_FANOUT~
smac_3[25] => ~NO_FANOUT~
smac_3[26] => ~NO_FANOUT~
smac_3[27] => ~NO_FANOUT~
smac_3[28] => ~NO_FANOUT~
smac_3[29] => ~NO_FANOUT~
smac_3[30] => ~NO_FANOUT~
smac_3[31] => ~NO_FANOUT~
smac_3[32] => ~NO_FANOUT~
smac_3[33] => ~NO_FANOUT~
smac_3[34] => ~NO_FANOUT~
smac_3[35] => ~NO_FANOUT~
smac_3[36] => ~NO_FANOUT~
smac_3[37] => ~NO_FANOUT~
smac_3[38] => ~NO_FANOUT~
smac_3[39] => ~NO_FANOUT~
smac_3[40] => ~NO_FANOUT~
smac_3[41] => ~NO_FANOUT~
smac_3[42] => ~NO_FANOUT~
smac_3[43] => ~NO_FANOUT~
smac_3[44] => ~NO_FANOUT~
smac_3[45] => ~NO_FANOUT~
smac_3[46] => ~NO_FANOUT~
smac_3[47] => ~NO_FANOUT~
reset => magic_detect~reg0.ACLR
reset => pbl_cnt_dec.ACLR
reset => pbl_cnt[0].ACLR
reset => pbl_cnt[1].ACLR
reset => pbl_cnt[2].ACLR
reset => pat_cnt_dec.ACLR
reset => pat_cnt[0].ACLR
reset => pat_cnt[1].ACLR
reset => pat_cnt[2].ACLR
reset => pat_cnt[3].ACLR
reset => addr_match6.ACLR
reset => addr_match5.ACLR
reset => addr_match4.ACLR
reset => addr_match3.ACLR
reset => addr_match2.ACLR
reset => addr_match1.ACLR
reset => pbl_match.ACLR
reset => mac_data_reg[0].ACLR
reset => mac_data_reg[1].ACLR
reset => mac_data_reg[2].ACLR
reset => mac_data_reg[3].ACLR
reset => mac_data_reg[4].ACLR
reset => mac_data_reg[5].ACLR
reset => mac_data_reg[6].ACLR
reset => mac_data_reg[7].ACLR
reset => mac_data_val_reg.ACLR
reset => state~14.DATAIN
reset => _.IN1
rx_clk => rx_clk.IN1
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => state.OUTPUTSELECT
clk_ena => pat_cnt.OUTPUTSELECT
clk_ena => pat_cnt.OUTPUTSELECT
clk_ena => pat_cnt.OUTPUTSELECT
clk_ena => pat_cnt.OUTPUTSELECT
clk_ena => pbl_cnt.OUTPUTSELECT
clk_ena => pbl_cnt.OUTPUTSELECT
clk_ena => pbl_cnt.OUTPUTSELECT
clk_ena => mac_data_val_reg.ENA
clk_ena => mac_data_reg[7].ENA
clk_ena => mac_data_reg[6].ENA
clk_ena => mac_data_reg[5].ENA
clk_ena => mac_data_reg[4].ENA
clk_ena => mac_data_reg[3].ENA
clk_ena => mac_data_reg[2].ENA
clk_ena => mac_data_reg[1].ENA
clk_ena => mac_data_reg[0].ENA
clk_ena => pbl_match.ENA
clk_ena => addr_match1.ENA
clk_ena => addr_match2.ENA
clk_ena => addr_match3.ENA
clk_ena => addr_match4.ENA
clk_ena => addr_match5.ENA
clk_ena => addr_match6.ENA
clk_ena => pat_cnt_dec.ENA
clk_ena => pbl_cnt_dec.ENA
sw_reset => sw_reset.IN1
magic_pkt_ena => always2.IN1
magic_pkt_ena => Selector4.IN3
magic_pkt_ena => always1.IN1
magic_pkt_ena => nextstate.STM_TYP_WAKE_DONE.DATAB
mac_addr[0] => Equal1.IN15
mac_addr[1] => Equal1.IN14
mac_addr[2] => Equal1.IN13
mac_addr[3] => Equal1.IN12
mac_addr[4] => Equal1.IN11
mac_addr[5] => Equal1.IN10
mac_addr[6] => Equal1.IN9
mac_addr[7] => Equal1.IN8
mac_addr[8] => Equal2.IN15
mac_addr[9] => Equal2.IN14
mac_addr[10] => Equal2.IN13
mac_addr[11] => Equal2.IN12
mac_addr[12] => Equal2.IN11
mac_addr[13] => Equal2.IN10
mac_addr[14] => Equal2.IN9
mac_addr[15] => Equal2.IN8
mac_addr[16] => Equal3.IN15
mac_addr[17] => Equal3.IN14
mac_addr[18] => Equal3.IN13
mac_addr[19] => Equal3.IN12
mac_addr[20] => Equal3.IN11
mac_addr[21] => Equal3.IN10
mac_addr[22] => Equal3.IN9
mac_addr[23] => Equal3.IN8
mac_addr[24] => Equal4.IN15
mac_addr[25] => Equal4.IN14
mac_addr[26] => Equal4.IN13
mac_addr[27] => Equal4.IN12
mac_addr[28] => Equal4.IN11
mac_addr[29] => Equal4.IN10
mac_addr[30] => Equal4.IN9
mac_addr[31] => Equal4.IN8
mac_addr[32] => Equal5.IN15
mac_addr[33] => Equal5.IN14
mac_addr[34] => Equal5.IN13
mac_addr[35] => Equal5.IN12
mac_addr[36] => Equal5.IN11
mac_addr[37] => Equal5.IN10
mac_addr[38] => Equal5.IN9
mac_addr[39] => Equal5.IN8
mac_addr[40] => Equal6.IN15
mac_addr[41] => Equal6.IN14
mac_addr[42] => Equal6.IN13
mac_addr[43] => Equal6.IN12
mac_addr[44] => Equal6.IN11
mac_addr[45] => Equal6.IN10
mac_addr[46] => Equal6.IN9
mac_addr[47] => Equal6.IN8
mac_data_val => always8.IN1
mac_data_val => mac_data_val_reg.DATAIN
mac_data[0] => mac_data_reg[0].DATAIN
mac_data[1] => mac_data_reg[1].DATAIN
mac_data[2] => mac_data_reg[2].DATAIN
mac_data[3] => mac_data_reg[3].DATAIN
mac_data[4] => mac_data_reg[4].DATAIN
mac_data[5] => mac_data_reg[5].DATAIN
mac_data[6] => mac_data_reg[6].DATAIN
mac_data[7] => mac_data_reg[7].DATAIN
magic_detect <= magic_detect~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF
reset_rx_clk => reset_rx_clk.IN2
reset_ff_rx_clk => reset_ff_rx_clk.IN2
sw_reset => sw_reset.IN1
rx_done => rx_done.IN1
sw_reset_done <= sw_reset_done_reg.DB_MAX_OUTPUT_PORT_TYPE
rx_err_frm_disc => rx_err_frm_disc.IN1
rx_shift16 => rx_shift16.IN1
rx_clk => rx_clk.IN3
rx_stat_data[0] => err_stat_sig[0].IN1
rx_stat_data[1] => err_stat_sig[1].IN1
rx_stat_data[2] => err_stat_sig[2].IN1
rx_stat_data[3] => err_stat_sig[3].IN1
rx_stat_data[4] => err_stat_sig[4].IN1
rx_stat_data[5] => err_stat_sig[5].IN1
rx_stat_data[6] => err_stat_sig[6].IN1
rx_stat_data[7] => err_stat_sig[7].IN1
rx_stat_data[8] => err_stat_sig[8].IN1
rx_stat_data[9] => err_stat_sig[9].IN1
rx_stat_data[10] => err_stat_sig[10].IN1
rx_stat_data[11] => err_stat_sig[11].IN1
rx_stat_data[12] => err_stat_sig[12].IN1
rx_stat_data[13] => err_stat_sig[13].IN1
rx_stat_data[14] => err_stat_sig[14].IN1
rx_stat_data[15] => err_stat_sig[15].IN1
rx_stat_data[16] => err_stat_sig[16].IN1
rx_stat_data[17] => err_stat_sig[17].IN1
rx_stat_data[18] => err_stat_sig[18].IN1
rx_stat_data[19] => err_stat_sig[19].IN1
rx_stat_data[20] => err_stat_sig[20].IN1
rx_stat_data[21] => err_stat_sig[21].IN1
rx_stat_data[22] => err_stat_sig[22].IN1
rx_stat_wren => rx_stat_wren.IN1
rx_a_full <= altera_tse_a_fifo_opt_1246:RX_DATA.afull
rx_a_empty <= altera_tse_a_fifo_opt_1246:RX_DATA.aempty
rx_septy <= altera_tse_a_fifo_opt_1246:RX_DATA.septy
rx_data_int[0] => rx_data32.DATAB
rx_data_int[0] => rx_data32.DATAA
rx_data_int[0] => rx_data32.DATAB
rx_data_int[0] => rx_data32.DATAB
rx_data_int[1] => rx_data32.DATAB
rx_data_int[1] => rx_data32.DATAA
rx_data_int[1] => rx_data32.DATAB
rx_data_int[1] => rx_data32.DATAB
rx_data_int[2] => rx_data32.DATAB
rx_data_int[2] => rx_data32.DATAA
rx_data_int[2] => rx_data32.DATAB
rx_data_int[2] => rx_data32.DATAB
rx_data_int[3] => rx_data32.DATAB
rx_data_int[3] => rx_data32.DATAA
rx_data_int[3] => rx_data32.DATAB
rx_data_int[3] => rx_data32.DATAB
rx_data_int[4] => rx_data32.DATAB
rx_data_int[4] => rx_data32.DATAA
rx_data_int[4] => rx_data32.DATAB
rx_data_int[4] => rx_data32.DATAB
rx_data_int[5] => rx_data32.DATAB
rx_data_int[5] => rx_data32.DATAA
rx_data_int[5] => rx_data32.DATAB
rx_data_int[5] => rx_data32.DATAB
rx_data_int[6] => rx_data32.DATAB
rx_data_int[6] => rx_data32.DATAA
rx_data_int[6] => rx_data32.DATAB
rx_data_int[6] => rx_data32.DATAB
rx_data_int[7] => rx_data32.DATAB
rx_data_int[7] => rx_data32.DATAA
rx_data_int[7] => rx_data32.DATAB
rx_data_int[7] => rx_data32.DATAB
rx_sop_int => always2.IN0
rx_eop_int => always4.IN0
rx_eop_int => always6.IN1
rx_ucast_int => frm_type32.DATAB
rx_bcast_int => frm_type32.DATAB
rx_mcast_int => frm_type32.DATAB
rx_vlan_int => frm_type32.DATAB
rx_wren_int => always2.IN1
rx_wren_int => byte_empty.OUTPUTSELECT
rx_wren_int => byte_empty.OUTPUTSELECT
rx_wren_int => always4.IN1
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => rx_data32.OUTPUTSELECT
rx_wren_int => always6.IN1
sav_section[0] => sav_section[0].IN1
sav_section[1] => sav_section[1].IN1
sav_section[2] => sav_section[2].IN1
sav_section[3] => sav_section[3].IN1
sav_section[4] => sav_section[4].IN1
sav_section[5] => sav_section[5].IN1
sav_section[6] => sav_section[6].IN1
sav_section[7] => sav_section[7].IN1
sav_section[8] => sav_section[8].IN1
septy_section[0] => septy_section[0].IN1
septy_section[1] => septy_section[1].IN1
septy_section[2] => septy_section[2].IN1
septy_section[3] => septy_section[3].IN1
septy_section[4] => septy_section[4].IN1
septy_section[5] => septy_section[5].IN1
septy_section[6] => septy_section[6].IN1
septy_section[7] => septy_section[7].IN1
septy_section[8] => septy_section[8].IN1
af_level[0] => af_level[0].IN1
af_level[1] => af_level[1].IN1
af_level[2] => af_level[2].IN1
af_level[3] => af_level[3].IN1
af_level[4] => af_level[4].IN1
af_level[5] => af_level[5].IN1
af_level[6] => af_level[6].IN1
af_level[7] => af_level[7].IN1
af_level[8] => af_level[8].IN1
ae_level[0] => ae_level[0].IN1
ae_level[1] => ae_level[1].IN1
ae_level[2] => ae_level[2].IN1
ae_level[3] => ae_level[3].IN1
ae_level[4] => ae_level[4].IN1
ae_level[5] => ae_level[5].IN1
ae_level[6] => ae_level[6].IN1
ae_level[7] => ae_level[7].IN1
ae_level[8] => ae_level[8].IN1
ff_rx_clk => ff_rx_clk.IN7
ff_rx_data[0] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[1] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[2] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[3] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[4] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[5] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[6] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[7] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[8] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[9] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[10] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[11] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[12] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[13] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[14] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[15] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[16] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[17] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[18] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[19] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[20] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[21] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[22] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[23] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[24] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[25] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[26] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[27] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[28] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[29] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[30] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_data[31] <= ff_rx_data.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_mod[0] <= ff_rx_mod.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_mod[1] <= ff_rx_mod.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_sop <= ff_rx_sop_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_eop <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err <= ff_rx_err.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[0] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[1] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[2] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[3] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[4] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[5] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[6] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[7] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[8] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[9] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[10] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[11] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[12] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[13] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[14] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[15] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[16] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[17] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[18] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[19] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[20] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[21] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_err_stat[22] <= ff_rx_err_stat.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_ucast <= ff_rx_frm_type_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_bcast <= ff_rx_frm_type_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_mcast <= ff_rx_frm_type_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_vlan <= ff_rx_frm_type_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_rdy => rx_rdy_reg.DATAIN
ff_rx_rdy => sw_reset_ff_flush_counter.OUTPUTSELECT
ff_rx_rdy => sw_reset_ff_flush_counter.OUTPUTSELECT
ff_rx_rdy => sw_reset_ff_flush_counter.OUTPUTSELECT
ff_rx_rdy => sw_reset_ff_flush_counter.OUTPUTSELECT
ff_rx_rdy => sw_reset_ff_flush_counter.OUTPUTSELECT
ff_rx_dval <= dval_sig.DB_MAX_OUTPUT_PORT_TYPE
ff_rx_dsav <= altera_tse_a_fifo_opt_1246:RX_DATA.sav
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN9
reset_n => reset_n.IN9
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3
clk => clk.IN9
reset_n => reset_n.IN9
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN4
wclk_ena => wclk_ena.IN1
wren => write_reg.IN2
din[0] => din_reg[0].IN1
din[1] => din_reg[1].IN1
din[2] => din_reg[2].IN1
din[3] => din_reg[3].IN1
din[4] => din_reg[4].IN1
din[5] => din_reg[5].IN1
din[6] => din_reg[6].IN1
din[7] => din_reg[7].IN1
din[8] => din_reg[8].IN1
din[9] => din_reg[9].IN1
din[10] => din_reg[10].IN1
din[11] => din_reg[11].IN1
din[12] => din_reg[12].IN1
din[13] => din_reg[13].IN1
din[14] => din_reg[14].IN1
din[15] => din_reg[15].IN1
din[16] => din_reg[16].IN1
din[17] => din_reg[17].IN1
din[18] => din_reg[18].IN1
din[19] => din_reg[19].IN1
din[20] => din_reg[20].IN1
din[21] => din_reg[21].IN1
din[22] => din_reg[22].IN1
din[23] => din_reg[23].IN1
din[24] => din_reg[24].IN1
din[25] => din_reg[25].IN1
din[26] => din_reg[26].IN1
din[27] => din_reg[27].IN1
din[28] => din_reg[28].IN1
din[29] => din_reg[29].IN1
din[30] => din_reg[30].IN1
din[31] => din_reg[31].IN1
din[32] => din_reg[32].IN1
din[33] => din_reg[33].IN1
din[34] => din_reg[34].IN1
din[35] => din_reg[35].IN1
din[36] => din_reg[36].IN1
din[37] => din_reg[37].IN1
din[38] => din_reg[38].IN1
din[39] => din_reg[39].IN1
rclk => rclk.IN4
rclk_ena => rclk_ena.IN1
rden => rden.IN1
dout[0] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[1] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[2] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[3] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[4] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[5] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[6] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[7] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[8] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[9] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[10] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[11] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[12] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[13] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[14] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[15] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[16] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[17] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[18] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[19] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[20] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[21] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[22] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[23] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[24] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[25] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[26] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[27] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[28] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[29] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[30] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[31] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[32] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[33] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[34] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[35] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[36] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[37] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[38] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[39] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
section[0] => LessThan4.IN9
section[0] => Equal5.IN8
section[1] => LessThan4.IN8
section[1] => Equal5.IN7
section[2] => LessThan4.IN7
section[2] => Equal5.IN6
section[3] => LessThan4.IN6
section[3] => Equal5.IN5
section[4] => LessThan4.IN5
section[4] => Equal5.IN4
section[5] => LessThan4.IN4
section[5] => Equal5.IN3
section[6] => LessThan4.IN3
section[6] => Equal5.IN2
section[7] => LessThan4.IN2
section[7] => Equal5.IN1
section[8] => LessThan4.IN1
section[8] => Equal5.IN0
sect_e[0] => LessThan2.IN9
sect_e[0] => Equal1.IN8
sect_e[1] => LessThan2.IN8
sect_e[1] => Equal1.IN7
sect_e[2] => LessThan2.IN7
sect_e[2] => Equal1.IN6
sect_e[3] => LessThan2.IN6
sect_e[3] => Equal1.IN5
sect_e[4] => LessThan2.IN5
sect_e[4] => Equal1.IN4
sect_e[5] => LessThan2.IN4
sect_e[5] => Equal1.IN3
sect_e[6] => LessThan2.IN3
sect_e[6] => Equal1.IN2
sect_e[7] => LessThan2.IN2
sect_e[7] => Equal1.IN1
sect_e[8] => LessThan2.IN1
sect_e[8] => Equal1.IN0
af_level[0] => af_level[0].IN1
af_level[1] => af_level[1].IN1
af_level[2] => af_level[2].IN1
af_level[3] => af_level[3].IN1
af_level[4] => af_level[4].IN1
af_level[5] => af_level[5].IN1
af_level[6] => af_level[6].IN1
af_level[7] => af_level[7].IN1
af_level[8] => af_level[8].IN1
ae_level[0] => ae_level[0].IN1
ae_level[1] => ae_level[1].IN1
ae_level[2] => ae_level[2].IN1
ae_level[3] => ae_level[3].IN1
ae_level[4] => ae_level[4].IN1
ae_level[5] => ae_level[5].IN1
ae_level[6] => ae_level[6].IN1
ae_level[7] => ae_level[7].IN1
ae_level[8] => ae_level[8].IN1
sav <= sav_flag.DB_MAX_OUTPUT_PORT_TYPE
septy <= septy_flag.DB_MAX_OUTPUT_PORT_TYPE
afull <= afull_flag.DB_MAX_OUTPUT_PORT_TYPE
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
aempty <= aempty_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b
q[36] <= altsyncram:altsyncram_component.q_b
q[37] <= altsyncram:altsyncram_component.q_b
q[38] <= altsyncram:altsyncram_component.q_b
q[39] <= altsyncram:altsyncram_component.q_b


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_18h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_18h1:auto_generated.data_a[0]
data_a[1] => altsyncram_18h1:auto_generated.data_a[1]
data_a[2] => altsyncram_18h1:auto_generated.data_a[2]
data_a[3] => altsyncram_18h1:auto_generated.data_a[3]
data_a[4] => altsyncram_18h1:auto_generated.data_a[4]
data_a[5] => altsyncram_18h1:auto_generated.data_a[5]
data_a[6] => altsyncram_18h1:auto_generated.data_a[6]
data_a[7] => altsyncram_18h1:auto_generated.data_a[7]
data_a[8] => altsyncram_18h1:auto_generated.data_a[8]
data_a[9] => altsyncram_18h1:auto_generated.data_a[9]
data_a[10] => altsyncram_18h1:auto_generated.data_a[10]
data_a[11] => altsyncram_18h1:auto_generated.data_a[11]
data_a[12] => altsyncram_18h1:auto_generated.data_a[12]
data_a[13] => altsyncram_18h1:auto_generated.data_a[13]
data_a[14] => altsyncram_18h1:auto_generated.data_a[14]
data_a[15] => altsyncram_18h1:auto_generated.data_a[15]
data_a[16] => altsyncram_18h1:auto_generated.data_a[16]
data_a[17] => altsyncram_18h1:auto_generated.data_a[17]
data_a[18] => altsyncram_18h1:auto_generated.data_a[18]
data_a[19] => altsyncram_18h1:auto_generated.data_a[19]
data_a[20] => altsyncram_18h1:auto_generated.data_a[20]
data_a[21] => altsyncram_18h1:auto_generated.data_a[21]
data_a[22] => altsyncram_18h1:auto_generated.data_a[22]
data_a[23] => altsyncram_18h1:auto_generated.data_a[23]
data_a[24] => altsyncram_18h1:auto_generated.data_a[24]
data_a[25] => altsyncram_18h1:auto_generated.data_a[25]
data_a[26] => altsyncram_18h1:auto_generated.data_a[26]
data_a[27] => altsyncram_18h1:auto_generated.data_a[27]
data_a[28] => altsyncram_18h1:auto_generated.data_a[28]
data_a[29] => altsyncram_18h1:auto_generated.data_a[29]
data_a[30] => altsyncram_18h1:auto_generated.data_a[30]
data_a[31] => altsyncram_18h1:auto_generated.data_a[31]
data_a[32] => altsyncram_18h1:auto_generated.data_a[32]
data_a[33] => altsyncram_18h1:auto_generated.data_a[33]
data_a[34] => altsyncram_18h1:auto_generated.data_a[34]
data_a[35] => altsyncram_18h1:auto_generated.data_a[35]
data_a[36] => altsyncram_18h1:auto_generated.data_a[36]
data_a[37] => altsyncram_18h1:auto_generated.data_a[37]
data_a[38] => altsyncram_18h1:auto_generated.data_a[38]
data_a[39] => altsyncram_18h1:auto_generated.data_a[39]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
address_a[0] => altsyncram_18h1:auto_generated.address_a[0]
address_a[1] => altsyncram_18h1:auto_generated.address_a[1]
address_a[2] => altsyncram_18h1:auto_generated.address_a[2]
address_a[3] => altsyncram_18h1:auto_generated.address_a[3]
address_a[4] => altsyncram_18h1:auto_generated.address_a[4]
address_a[5] => altsyncram_18h1:auto_generated.address_a[5]
address_a[6] => altsyncram_18h1:auto_generated.address_a[6]
address_a[7] => altsyncram_18h1:auto_generated.address_a[7]
address_a[8] => altsyncram_18h1:auto_generated.address_a[8]
address_b[0] => altsyncram_18h1:auto_generated.address_b[0]
address_b[1] => altsyncram_18h1:auto_generated.address_b[1]
address_b[2] => altsyncram_18h1:auto_generated.address_b[2]
address_b[3] => altsyncram_18h1:auto_generated.address_b[3]
address_b[4] => altsyncram_18h1:auto_generated.address_b[4]
address_b[5] => altsyncram_18h1:auto_generated.address_b[5]
address_b[6] => altsyncram_18h1:auto_generated.address_b[6]
address_b[7] => altsyncram_18h1:auto_generated.address_b[7]
address_b[8] => altsyncram_18h1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_18h1:auto_generated.clock0
clock1 => altsyncram_18h1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_b[0] <= altsyncram_18h1:auto_generated.q_b[0]
q_b[1] <= altsyncram_18h1:auto_generated.q_b[1]
q_b[2] <= altsyncram_18h1:auto_generated.q_b[2]
q_b[3] <= altsyncram_18h1:auto_generated.q_b[3]
q_b[4] <= altsyncram_18h1:auto_generated.q_b[4]
q_b[5] <= altsyncram_18h1:auto_generated.q_b[5]
q_b[6] <= altsyncram_18h1:auto_generated.q_b[6]
q_b[7] <= altsyncram_18h1:auto_generated.q_b[7]
q_b[8] <= altsyncram_18h1:auto_generated.q_b[8]
q_b[9] <= altsyncram_18h1:auto_generated.q_b[9]
q_b[10] <= altsyncram_18h1:auto_generated.q_b[10]
q_b[11] <= altsyncram_18h1:auto_generated.q_b[11]
q_b[12] <= altsyncram_18h1:auto_generated.q_b[12]
q_b[13] <= altsyncram_18h1:auto_generated.q_b[13]
q_b[14] <= altsyncram_18h1:auto_generated.q_b[14]
q_b[15] <= altsyncram_18h1:auto_generated.q_b[15]
q_b[16] <= altsyncram_18h1:auto_generated.q_b[16]
q_b[17] <= altsyncram_18h1:auto_generated.q_b[17]
q_b[18] <= altsyncram_18h1:auto_generated.q_b[18]
q_b[19] <= altsyncram_18h1:auto_generated.q_b[19]
q_b[20] <= altsyncram_18h1:auto_generated.q_b[20]
q_b[21] <= altsyncram_18h1:auto_generated.q_b[21]
q_b[22] <= altsyncram_18h1:auto_generated.q_b[22]
q_b[23] <= altsyncram_18h1:auto_generated.q_b[23]
q_b[24] <= altsyncram_18h1:auto_generated.q_b[24]
q_b[25] <= altsyncram_18h1:auto_generated.q_b[25]
q_b[26] <= altsyncram_18h1:auto_generated.q_b[26]
q_b[27] <= altsyncram_18h1:auto_generated.q_b[27]
q_b[28] <= altsyncram_18h1:auto_generated.q_b[28]
q_b[29] <= altsyncram_18h1:auto_generated.q_b[29]
q_b[30] <= altsyncram_18h1:auto_generated.q_b[30]
q_b[31] <= altsyncram_18h1:auto_generated.q_b[31]
q_b[32] <= altsyncram_18h1:auto_generated.q_b[32]
q_b[33] <= altsyncram_18h1:auto_generated.q_b[33]
q_b[34] <= altsyncram_18h1:auto_generated.q_b[34]
q_b[35] <= altsyncram_18h1:auto_generated.q_b[35]
q_b[36] <= altsyncram_18h1:auto_generated.q_b[36]
q_b[37] <= altsyncram_18h1:auto_generated.q_b[37]
q_b[38] <= altsyncram_18h1:auto_generated.q_b[38]
q_b[39] <= altsyncram_18h1:auto_generated.q_b[39]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_18h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN9
reset_n => reset_n.IN9
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN9
reset_n => reset_n.IN9
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3
clk => clk.IN9
reset_n => reset_n.IN9
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4
clk => clk.IN9
reset_n => reset_n.IN9
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN2
wclk_ena => wclk_ena.IN1
wren => wren.IN2
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
rclk => rclk.IN3
rclk_ena => rclk_ena.IN1
rden => rden.IN1
dout[0] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[1] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[2] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[3] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[4] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[5] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[6] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[7] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[8] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[9] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[10] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[11] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[12] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[13] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[14] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[15] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[16] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[17] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[18] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[19] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[20] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[21] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[22] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE
aempty <= aempty_flag.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_58h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_58h1:auto_generated.data_a[0]
data_a[1] => altsyncram_58h1:auto_generated.data_a[1]
data_a[2] => altsyncram_58h1:auto_generated.data_a[2]
data_a[3] => altsyncram_58h1:auto_generated.data_a[3]
data_a[4] => altsyncram_58h1:auto_generated.data_a[4]
data_a[5] => altsyncram_58h1:auto_generated.data_a[5]
data_a[6] => altsyncram_58h1:auto_generated.data_a[6]
data_a[7] => altsyncram_58h1:auto_generated.data_a[7]
data_a[8] => altsyncram_58h1:auto_generated.data_a[8]
data_a[9] => altsyncram_58h1:auto_generated.data_a[9]
data_a[10] => altsyncram_58h1:auto_generated.data_a[10]
data_a[11] => altsyncram_58h1:auto_generated.data_a[11]
data_a[12] => altsyncram_58h1:auto_generated.data_a[12]
data_a[13] => altsyncram_58h1:auto_generated.data_a[13]
data_a[14] => altsyncram_58h1:auto_generated.data_a[14]
data_a[15] => altsyncram_58h1:auto_generated.data_a[15]
data_a[16] => altsyncram_58h1:auto_generated.data_a[16]
data_a[17] => altsyncram_58h1:auto_generated.data_a[17]
data_a[18] => altsyncram_58h1:auto_generated.data_a[18]
data_a[19] => altsyncram_58h1:auto_generated.data_a[19]
data_a[20] => altsyncram_58h1:auto_generated.data_a[20]
data_a[21] => altsyncram_58h1:auto_generated.data_a[21]
data_a[22] => altsyncram_58h1:auto_generated.data_a[22]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
address_a[0] => altsyncram_58h1:auto_generated.address_a[0]
address_a[1] => altsyncram_58h1:auto_generated.address_a[1]
address_a[2] => altsyncram_58h1:auto_generated.address_a[2]
address_a[3] => altsyncram_58h1:auto_generated.address_a[3]
address_a[4] => altsyncram_58h1:auto_generated.address_a[4]
address_a[5] => altsyncram_58h1:auto_generated.address_a[5]
address_a[6] => altsyncram_58h1:auto_generated.address_a[6]
address_b[0] => altsyncram_58h1:auto_generated.address_b[0]
address_b[1] => altsyncram_58h1:auto_generated.address_b[1]
address_b[2] => altsyncram_58h1:auto_generated.address_b[2]
address_b[3] => altsyncram_58h1:auto_generated.address_b[3]
address_b[4] => altsyncram_58h1:auto_generated.address_b[4]
address_b[5] => altsyncram_58h1:auto_generated.address_b[5]
address_b[6] => altsyncram_58h1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_58h1:auto_generated.clock0
clock1 => altsyncram_58h1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_b[0] <= altsyncram_58h1:auto_generated.q_b[0]
q_b[1] <= altsyncram_58h1:auto_generated.q_b[1]
q_b[2] <= altsyncram_58h1:auto_generated.q_b[2]
q_b[3] <= altsyncram_58h1:auto_generated.q_b[3]
q_b[4] <= altsyncram_58h1:auto_generated.q_b[4]
q_b[5] <= altsyncram_58h1:auto_generated.q_b[5]
q_b[6] <= altsyncram_58h1:auto_generated.q_b[6]
q_b[7] <= altsyncram_58h1:auto_generated.q_b[7]
q_b[8] <= altsyncram_58h1:auto_generated.q_b[8]
q_b[9] <= altsyncram_58h1:auto_generated.q_b[9]
q_b[10] <= altsyncram_58h1:auto_generated.q_b[10]
q_b[11] <= altsyncram_58h1:auto_generated.q_b[11]
q_b[12] <= altsyncram_58h1:auto_generated.q_b[12]
q_b[13] <= altsyncram_58h1:auto_generated.q_b[13]
q_b[14] <= altsyncram_58h1:auto_generated.q_b[14]
q_b[15] <= altsyncram_58h1:auto_generated.q_b[15]
q_b[16] <= altsyncram_58h1:auto_generated.q_b[16]
q_b[17] <= altsyncram_58h1:auto_generated.q_b[17]
q_b[18] <= altsyncram_58h1:auto_generated.q_b[18]
q_b[19] <= altsyncram_58h1:auto_generated.q_b[19]
q_b[20] <= altsyncram_58h1:auto_generated.q_b[20]
q_b[21] <= altsyncram_58h1:auto_generated.q_b[21]
q_b[22] <= altsyncram_58h1:auto_generated.q_b[22]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_58h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clkena => b_int[6].ENA
clkena => b_int[5].ENA
clkena => b_int[4].ENA
clkena => b_int[3].ENA
clkena => b_int[2].ENA
clkena => b_int[1].ENA
clkena => b_out[0]~reg0.ENA
clkena => b_int[0].ENA
clkena => b_out[6]~reg0.ENA
clkena => b_out[5]~reg0.ENA
clkena => b_out[4]~reg0.ENA
clkena => b_out[3]~reg0.ENA
clkena => b_out[2]~reg0.ENA
clkena => b_out[1]~reg0.ENA
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_int.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
enable => b_out.OUTPUTSELECT
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR
clk => clk.IN7
reset_n => reset_n.IN7
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF
col => col.IN1
crs => crs.IN1
half_duplex_ena => half_duplex_ena.IN1
excess_col <= altera_tse_retransmit_cntl:U_RETR.excess_col
late_col <= altera_tse_retransmit_cntl:U_RETR.late_col
tx_clk_ena => tx_clk_ena.IN1
reset_tx_clk => reset_tx_clk.IN3
reset_ff_tx_clk => reset_ff_tx_clk.IN2
ethernet_mode => ~NO_FANOUT~
tx_shift16 => tx_shift16.IN1
ff_tx_clk => ff_tx_clk.IN4
ff_tx_data[0] => data_tmp.DATAB
ff_tx_data[0] => data_tmp.DATAB
ff_tx_data[1] => data_tmp.DATAB
ff_tx_data[1] => data_tmp.DATAB
ff_tx_data[2] => data_tmp.DATAB
ff_tx_data[2] => data_tmp.DATAB
ff_tx_data[3] => data_tmp.DATAB
ff_tx_data[3] => data_tmp.DATAB
ff_tx_data[4] => data_tmp.DATAB
ff_tx_data[4] => data_tmp.DATAB
ff_tx_data[5] => data_tmp.DATAB
ff_tx_data[5] => data_tmp.DATAB
ff_tx_data[6] => data_tmp.DATAB
ff_tx_data[6] => data_tmp.DATAB
ff_tx_data[7] => data_tmp.DATAB
ff_tx_data[7] => data_tmp.DATAB
ff_tx_data[8] => data_tmp.DATAB
ff_tx_data[8] => data_tmp.DATAB
ff_tx_data[9] => data_tmp.DATAB
ff_tx_data[9] => data_tmp.DATAB
ff_tx_data[10] => data_tmp.DATAB
ff_tx_data[10] => data_tmp.DATAB
ff_tx_data[11] => data_tmp.DATAB
ff_tx_data[11] => data_tmp.DATAB
ff_tx_data[12] => data_tmp.DATAB
ff_tx_data[12] => data_tmp.DATAB
ff_tx_data[13] => data_tmp.DATAB
ff_tx_data[13] => data_tmp.DATAB
ff_tx_data[14] => data_tmp.DATAB
ff_tx_data[14] => data_tmp.DATAB
ff_tx_data[15] => data_tmp.DATAB
ff_tx_data[15] => data_tmp.DATAB
ff_tx_data[16] => data_tmp.DATAB
ff_tx_data[16] => data_tmp.DATAB
ff_tx_data[16] => data_sig.DATAB
ff_tx_data[17] => data_tmp.DATAB
ff_tx_data[17] => data_tmp.DATAB
ff_tx_data[17] => data_sig.DATAB
ff_tx_data[18] => data_tmp.DATAB
ff_tx_data[18] => data_tmp.DATAB
ff_tx_data[18] => data_sig.DATAB
ff_tx_data[19] => data_tmp.DATAB
ff_tx_data[19] => data_tmp.DATAB
ff_tx_data[19] => data_sig.DATAB
ff_tx_data[20] => data_tmp.DATAB
ff_tx_data[20] => data_tmp.DATAB
ff_tx_data[20] => data_sig.DATAB
ff_tx_data[21] => data_tmp.DATAB
ff_tx_data[21] => data_tmp.DATAB
ff_tx_data[21] => data_sig.DATAB
ff_tx_data[22] => data_tmp.DATAB
ff_tx_data[22] => data_tmp.DATAB
ff_tx_data[22] => data_sig.DATAB
ff_tx_data[23] => data_tmp.DATAB
ff_tx_data[23] => data_tmp.DATAB
ff_tx_data[23] => data_sig.DATAB
ff_tx_data[24] => data_tmp.DATAB
ff_tx_data[24] => data_tmp.DATAB
ff_tx_data[24] => data_sig.DATAB
ff_tx_data[25] => data_tmp.DATAB
ff_tx_data[25] => data_tmp.DATAB
ff_tx_data[25] => data_sig.DATAB
ff_tx_data[26] => data_tmp.DATAB
ff_tx_data[26] => data_tmp.DATAB
ff_tx_data[26] => data_sig.DATAB
ff_tx_data[27] => data_tmp.DATAB
ff_tx_data[27] => data_tmp.DATAB
ff_tx_data[27] => data_sig.DATAB
ff_tx_data[28] => data_tmp.DATAB
ff_tx_data[28] => data_tmp.DATAB
ff_tx_data[28] => data_sig.DATAB
ff_tx_data[29] => data_tmp.DATAB
ff_tx_data[29] => data_tmp.DATAB
ff_tx_data[29] => data_sig.DATAB
ff_tx_data[30] => data_tmp.DATAB
ff_tx_data[30] => data_tmp.DATAB
ff_tx_data[30] => data_sig.DATAB
ff_tx_data[31] => data_tmp.DATAB
ff_tx_data[31] => data_tmp.DATAB
ff_tx_data[31] => data_sig.DATAB
ff_tx_mod[0] => mod_tmp.IN0
ff_tx_mod[0] => mod_tmp.DATAB
ff_tx_mod[0] => Equal0.IN1
ff_tx_mod[1] => mod_tmp.IN0
ff_tx_mod[1] => eop_sig.IN1
ff_tx_mod[1] => err_sig.IN1
ff_tx_mod[1] => crc_fwd_sig.IN1
ff_tx_mod[1] => always1.IN0
ff_tx_mod[1] => Equal0.IN0
ff_tx_sop => sop_tmp.DATAB
ff_tx_sop => always1.IN0
ff_tx_sop => sop_tmp.DATAA
ff_tx_eop => eop_tmp.DATAB
ff_tx_eop => eop_tmp.DATAB
ff_tx_eop => always1.IN1
ff_tx_eop => mod_tmp.IN1
ff_tx_eop => mod_tmp.IN1
ff_tx_eop => mod_sig.IN1
ff_tx_eop => eop_sig.IN1
ff_tx_eop => err_sig.IN1
ff_tx_eop => crc_fwd_sig.IN1
ff_tx_err => err_tmp.DATAB
ff_tx_err => err_tmp.DATAB
ff_tx_err => err_sig.DATAB
ff_tx_wren => sop_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => data_tmp.OUTPUTSELECT
ff_tx_wren => eop_tmp.OUTPUTSELECT
ff_tx_wren => err_tmp.OUTPUTSELECT
ff_tx_wren => crc_fwd_tmp.OUTPUTSELECT
ff_tx_wren => always1.IN1
ff_tx_wren => wren_tmp.OUTPUTSELECT
ff_tx_wren => always1.IN1
ff_tx_wren => mod_tmp.OUTPUTSELECT
ff_tx_wren => mod_tmp.OUTPUTSELECT
ff_tx_wren => wren_sig.IN1
ff_tx_wren => mod_sig.IN1
ff_tx_wren => eop_sig.IN1
ff_tx_wren => err_sig.IN1
ff_tx_wren => crc_fwd_sig.IN1
ff_tx_wren => wren_tmp.DATAA
ff_crc_fwd => crc_fwd_tmp.DATAB
ff_crc_fwd => crc_fwd_tmp.DATAB
ff_crc_fwd => crc_fwd_sig.DATAB
ff_tx_rdy <= ff_tx_rdy.DB_MAX_OUTPUT_PORT_TYPE
ff_tx_septy <= altera_tse_a_fifo_opt_1246:TX_DATA.septy
tx_clk => tx_clk.IN7
tx_stat_empty <= altera_tse_a_fifo_13:TX_STATUS.empty
tx_stat[0] <= tx_stat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_stat[1] <= tx_stat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_stat_rden => tx_stat_rden.IN1
sav_section[0] => sav_section[0].IN1
sav_section[1] => sav_section[1].IN1
sav_section[2] => sav_section[2].IN1
sav_section[3] => sav_section[3].IN1
sav_section[4] => sav_section[4].IN1
sav_section[5] => sav_section[5].IN1
sav_section[6] => sav_section[6].IN1
sav_section[7] => sav_section[7].IN1
sav_section[8] => sav_section[8].IN1
septy_section[0] => septy_section[0].IN1
septy_section[1] => septy_section[1].IN1
septy_section[2] => septy_section[2].IN1
septy_section[3] => septy_section[3].IN1
septy_section[4] => septy_section[4].IN1
septy_section[5] => septy_section[5].IN1
septy_section[6] => septy_section[6].IN1
septy_section[7] => septy_section[7].IN1
septy_section[8] => septy_section[8].IN1
af_level[0] => af_level[0].IN1
af_level[1] => af_level[1].IN1
af_level[2] => af_level[2].IN1
af_level[3] => af_level[3].IN1
af_level[4] => af_level[4].IN1
af_level[5] => af_level[5].IN1
af_level[6] => af_level[6].IN1
af_level[7] => af_level[7].IN1
af_level[8] => af_level[8].IN1
ae_level[0] => ae_level[0].IN1
ae_level[1] => ae_level[1].IN1
ae_level[2] => ae_level[2].IN1
ae_level[3] => ae_level[3].IN1
ae_level[4] => ae_level[4].IN1
ae_level[5] => ae_level[5].IN1
ae_level[6] => ae_level[6].IN1
ae_level[7] => ae_level[7].IN1
ae_level[8] => ae_level[8].IN1
mac_ena <= altera_tse_retransmit_cntl:U_RETR.mac_ena
tx_data_int[0] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[1] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[2] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[3] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[4] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[5] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[6] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_data_int[7] <= tx_data_int.DB_MAX_OUTPUT_PORT_TYPE
tx_sav_int <= altera_tse_a_fifo_opt_1246:TX_DATA.sav
tx_empty <= tx_empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_a_full <= altera_tse_a_fifo_opt_1246:TX_DATA.afull
tx_a_empty <= altera_tse_a_fifo_opt_1246:TX_DATA.aempty
tx_sop_int <= tx_sop_int.DB_MAX_OUTPUT_PORT_TYPE
tx_eop_int <= tx_eop_int.DB_MAX_OUTPUT_PORT_TYPE
tx_rden_int => tx_rden_int.IN1
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN9
reset_n => reset_n.IN9
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN9
reset_n => reset_n.IN9
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component
wren_a => altsyncram_t7h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_t7h1:auto_generated.data_a[0]
data_a[1] => altsyncram_t7h1:auto_generated.data_a[1]
data_a[2] => altsyncram_t7h1:auto_generated.data_a[2]
data_a[3] => altsyncram_t7h1:auto_generated.data_a[3]
data_a[4] => altsyncram_t7h1:auto_generated.data_a[4]
data_a[5] => altsyncram_t7h1:auto_generated.data_a[5]
data_a[6] => altsyncram_t7h1:auto_generated.data_a[6]
data_a[7] => altsyncram_t7h1:auto_generated.data_a[7]
data_a[8] => altsyncram_t7h1:auto_generated.data_a[8]
data_a[9] => altsyncram_t7h1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_t7h1:auto_generated.address_a[0]
address_a[1] => altsyncram_t7h1:auto_generated.address_a[1]
address_a[2] => altsyncram_t7h1:auto_generated.address_a[2]
address_a[3] => altsyncram_t7h1:auto_generated.address_a[3]
address_a[4] => altsyncram_t7h1:auto_generated.address_a[4]
address_a[5] => altsyncram_t7h1:auto_generated.address_a[5]
address_a[6] => altsyncram_t7h1:auto_generated.address_a[6]
address_b[0] => altsyncram_t7h1:auto_generated.address_b[0]
address_b[1] => altsyncram_t7h1:auto_generated.address_b[1]
address_b[2] => altsyncram_t7h1:auto_generated.address_b[2]
address_b[3] => altsyncram_t7h1:auto_generated.address_b[3]
address_b[4] => altsyncram_t7h1:auto_generated.address_b[4]
address_b[5] => altsyncram_t7h1:auto_generated.address_b[5]
address_b[6] => altsyncram_t7h1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t7h1:auto_generated.clock0
clock1 => altsyncram_t7h1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_t7h1:auto_generated.q_b[0]
q_b[1] <= altsyncram_t7h1:auto_generated.q_b[1]
q_b[2] <= altsyncram_t7h1:auto_generated.q_b[2]
q_b[3] <= altsyncram_t7h1:auto_generated.q_b[3]
q_b[4] <= altsyncram_t7h1:auto_generated.q_b[4]
q_b[5] <= altsyncram_t7h1:auto_generated.q_b[5]
q_b[6] <= altsyncram_t7h1:auto_generated.q_b[6]
q_b[7] <= altsyncram_t7h1:auto_generated.q_b[7]
q_b[8] <= altsyncram_t7h1:auto_generated.q_b[8]
q_b[9] <= altsyncram_t7h1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_t7h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR
tx_clk => tx_clk.IN1
clk_ena => lfsr_ena.IN0
clk_ena => always5.IN1
clk_ena => always8.IN1
clk_ena => always14.IN0
clk_ena => clk_ena_reg.DATAIN
clk_ena => Selector7.IN5
clk_ena => tx_rden.DATAB
clk_ena => Selector8.IN2
clk_ena => crs_d.ENA
reset => reset.IN1
half_duplex_ena => lfsr_ena.IN1
half_duplex_ena => always3.IN0
half_duplex_ena => always3.IN1
half_duplex_ena => stat_rden.OUTPUTSELECT
half_duplex_ena => mac_ena.OUTPUTSELECT
col => nextstate.OUTPUTSELECT
col => nextstate.OUTPUTSELECT
col => nextstate.OUTPUTSELECT
col => always3.IN1
col => nextstate.OUTPUTSELECT
col => always4.IN1
col => always13.IN1
col => always13.IN0
col => Selector6.IN6
col => Selector3.IN4
col => nextstate.DATAA
col => nextstate.DATAA
col => nextstate.DATAA
col => nextstate.DATAA
crs => always4.IN1
crs => always15.IN1
crs => always4.IN1
crs => crs_d.DATAIN
excess_col <= excess_col~reg0.DB_MAX_OUTPUT_PORT_TYPE
late_col <= late_col~reg0.DB_MAX_OUTPUT_PORT_TYPE
mac_ff_rden => always3.IN1
mac_ff_rden => always6.IN1
mac_ff_rden => tx_rden.DATAA
mac_ff_rden => mac_ff_rden_reg.DATAIN
mac_stat_rden => stat_rden.DATAA
mac_ena <= mac_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_eop => nextstate.OUTPUTSELECT
tx_eop => nextstate.OUTPUTSELECT
tx_eop => always3.IN1
tx_eop => nextstate.DATAA
tx_eop => nextstate.DATAA
tx_rden <= tx_rden.DB_MAX_OUTPUT_PORT_TYPE
stat_rden <= stat_rden~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_eop => nextstate.OUTPUTSELECT
buf_eop => nextstate.OUTPUTSELECT
buf_eop => Selector8.IN3
buf_wren <= buf_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[0] <= buf_wraddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[1] <= buf_wraddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[2] <= buf_wraddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[3] <= buf_wraddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[4] <= buf_wraddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[5] <= buf_wraddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_wraddr[6] <= buf_wraddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[0] <= transmit_cnt[0].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[1] <= transmit_cnt[1].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[2] <= transmit_cnt[2].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[3] <= transmit_cnt[3].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[4] <= transmit_cnt[4].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[5] <= transmit_cnt[5].DB_MAX_OUTPUT_PORT_TYPE
buf_rdaddr[6] <= transmit_cnt[6].DB_MAX_OUTPUT_PORT_TYPE
retrans_ena <= retrans_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR
tx_clk => z_reg[0].CLK
tx_clk => z_reg[1].CLK
tx_clk => z_reg[2].CLK
tx_clk => z_reg[3].CLK
tx_clk => z_reg[4].CLK
tx_clk => z_reg[5].CLK
tx_clk => z_reg[6].CLK
tx_clk => z_reg[7].CLK
tx_clk => z_reg[8].CLK
tx_clk => z_reg[9].CLK
tx_clk => z_reg[10].CLK
tx_clk => z_reg[11].CLK
tx_clk => z_reg[12].CLK
tx_clk => z_reg[13].CLK
tx_clk => z_reg[14].CLK
tx_clk => z_reg[15].CLK
tx_clk => lfsr_o[0].CLK
tx_clk => lfsr_o[1].CLK
tx_clk => lfsr_o[2].CLK
tx_clk => lfsr_o[3].CLK
tx_clk => lfsr_o[4].CLK
tx_clk => lfsr_o[5].CLK
tx_clk => lfsr_o[6].CLK
tx_clk => lfsr_o[7].CLK
tx_clk => lfsr_o[8].CLK
tx_clk => lfsr_o[9].CLK
tx_clk => lfsr_o[10].CLK
tx_clk => lfsr_o[11].CLK
tx_clk => lfsr_o[12].CLK
tx_clk => lfsr_o[13].CLK
tx_clk => lfsr_o[14].CLK
tx_clk => lfsr_o[15].CLK
reset => z_reg[0].ACLR
reset => z_reg[1].ACLR
reset => z_reg[2].ACLR
reset => z_reg[3].ACLR
reset => z_reg[4].ACLR
reset => z_reg[5].ACLR
reset => z_reg[6].ACLR
reset => z_reg[7].ACLR
reset => z_reg[8].ACLR
reset => z_reg[9].ACLR
reset => z_reg[10].ACLR
reset => z_reg[11].ACLR
reset => z_reg[12].ACLR
reset => z_reg[13].ACLR
reset => z_reg[14].ACLR
reset => z_reg[15].ACLR
reset => lfsr_o[0].ACLR
reset => lfsr_o[1].PRESET
reset => lfsr_o[2].ACLR
reset => lfsr_o[3].ACLR
reset => lfsr_o[4].PRESET
reset => lfsr_o[5].PRESET
reset => lfsr_o[6].ACLR
reset => lfsr_o[7].ACLR
reset => lfsr_o[8].ACLR
reset => lfsr_o[9].PRESET
reset => lfsr_o[10].PRESET
reset => lfsr_o[11].PRESET
reset => lfsr_o[12].PRESET
reset => lfsr_o[13].ACLR
reset => lfsr_o[14].PRESET
reset => lfsr_o[15].ACLR
enable => z_reg[0].ENA
enable => lfsr_o[15].ENA
enable => lfsr_o[14].ENA
enable => lfsr_o[13].ENA
enable => lfsr_o[12].ENA
enable => lfsr_o[11].ENA
enable => lfsr_o[10].ENA
enable => lfsr_o[9].ENA
enable => lfsr_o[8].ENA
enable => lfsr_o[7].ENA
enable => lfsr_o[6].ENA
enable => lfsr_o[5].ENA
enable => lfsr_o[4].ENA
enable => lfsr_o[3].ENA
enable => lfsr_o[2].ENA
enable => lfsr_o[1].ENA
enable => lfsr_o[0].ENA
enable => z_reg[15].ENA
enable => z_reg[14].ENA
enable => z_reg[13].ENA
enable => z_reg[12].ENA
enable => z_reg[11].ENA
enable => z_reg[10].ENA
enable => z_reg[9].ENA
enable => z_reg[8].ENA
enable => z_reg[7].ENA
enable => z_reg[6].ENA
enable => z_reg[5].ENA
enable => z_reg[4].ENA
enable => z_reg[3].ENA
enable => z_reg[2].ENA
enable => z_reg[1].ENA
q_lfsr[0] <= z_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[1] <= z_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[2] <= z_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[3] <= z_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[4] <= z_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[5] <= z_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[6] <= z_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[7] <= z_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[8] <= z_reg[8].DB_MAX_OUTPUT_PORT_TYPE
q_lfsr[9] <= z_reg[9].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_TX_SHIFT16|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN4
wclk_ena => wclk_ena.IN1
wren => write_reg.IN2
din[0] => din_reg[0].IN1
din[1] => din_reg[1].IN1
din[2] => din_reg[2].IN1
din[3] => din_reg[3].IN1
din[4] => din_reg[4].IN1
din[5] => din_reg[5].IN1
din[6] => din_reg[6].IN1
din[7] => din_reg[7].IN1
din[8] => din_reg[8].IN1
din[9] => din_reg[9].IN1
din[10] => din_reg[10].IN1
din[11] => din_reg[11].IN1
din[12] => din_reg[12].IN1
din[13] => din_reg[13].IN1
din[14] => din_reg[14].IN1
din[15] => din_reg[15].IN1
din[16] => din_reg[16].IN1
din[17] => din_reg[17].IN1
din[18] => din_reg[18].IN1
din[19] => din_reg[19].IN1
din[20] => din_reg[20].IN1
din[21] => din_reg[21].IN1
din[22] => din_reg[22].IN1
din[23] => din_reg[23].IN1
din[24] => din_reg[24].IN1
din[25] => din_reg[25].IN1
din[26] => din_reg[26].IN1
din[27] => din_reg[27].IN1
din[28] => din_reg[28].IN1
din[29] => din_reg[29].IN1
din[30] => din_reg[30].IN1
din[31] => din_reg[31].IN1
din[32] => din_reg[32].IN1
din[33] => din_reg[33].IN1
din[34] => din_reg[34].IN1
din[35] => din_reg[35].IN1
rclk => rclk.IN4
rclk_ena => rclk_ena.IN1
rden => rden.IN1
dout[0] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[1] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[2] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[3] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[4] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[5] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[6] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[7] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[8] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[9] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[10] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[11] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[12] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[13] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[14] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[15] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[16] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[17] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[18] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[19] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[20] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[21] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[22] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[23] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[24] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[25] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[26] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[27] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[28] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[29] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[30] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[31] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[32] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[33] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[34] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[35] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
section[0] => LessThan4.IN9
section[0] => Equal5.IN8
section[1] => LessThan4.IN8
section[1] => Equal5.IN7
section[2] => LessThan4.IN7
section[2] => Equal5.IN6
section[3] => LessThan4.IN6
section[3] => Equal5.IN5
section[4] => LessThan4.IN5
section[4] => Equal5.IN4
section[5] => LessThan4.IN4
section[5] => Equal5.IN3
section[6] => LessThan4.IN3
section[6] => Equal5.IN2
section[7] => LessThan4.IN2
section[7] => Equal5.IN1
section[8] => LessThan4.IN1
section[8] => Equal5.IN0
sect_e[0] => LessThan2.IN9
sect_e[0] => Equal1.IN8
sect_e[1] => LessThan2.IN8
sect_e[1] => Equal1.IN7
sect_e[2] => LessThan2.IN7
sect_e[2] => Equal1.IN6
sect_e[3] => LessThan2.IN6
sect_e[3] => Equal1.IN5
sect_e[4] => LessThan2.IN5
sect_e[4] => Equal1.IN4
sect_e[5] => LessThan2.IN4
sect_e[5] => Equal1.IN3
sect_e[6] => LessThan2.IN3
sect_e[6] => Equal1.IN2
sect_e[7] => LessThan2.IN2
sect_e[7] => Equal1.IN1
sect_e[8] => LessThan2.IN1
sect_e[8] => Equal1.IN0
af_level[0] => af_level[0].IN1
af_level[1] => af_level[1].IN1
af_level[2] => af_level[2].IN1
af_level[3] => af_level[3].IN1
af_level[4] => af_level[4].IN1
af_level[5] => af_level[5].IN1
af_level[6] => af_level[6].IN1
af_level[7] => af_level[7].IN1
af_level[8] => af_level[8].IN1
ae_level[0] => ae_level[0].IN1
ae_level[1] => ae_level[1].IN1
ae_level[2] => ae_level[2].IN1
ae_level[3] => ae_level[3].IN1
ae_level[4] => ae_level[4].IN1
ae_level[5] => ae_level[5].IN1
ae_level[6] => ae_level[6].IN1
ae_level[7] => ae_level[7].IN1
ae_level[8] => ae_level[8].IN1
sav <= sav_flag.DB_MAX_OUTPUT_PORT_TYPE
septy <= septy_flag.DB_MAX_OUTPUT_PORT_TYPE
afull <= afull_flag.DB_MAX_OUTPUT_PORT_TYPE
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
aempty <= aempty_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b
q[32] <= altsyncram:altsyncram_component.q_b
q[33] <= altsyncram:altsyncram_component.q_b
q[34] <= altsyncram:altsyncram_component.q_b
q[35] <= altsyncram:altsyncram_component.q_b


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_b8h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b8h1:auto_generated.data_a[0]
data_a[1] => altsyncram_b8h1:auto_generated.data_a[1]
data_a[2] => altsyncram_b8h1:auto_generated.data_a[2]
data_a[3] => altsyncram_b8h1:auto_generated.data_a[3]
data_a[4] => altsyncram_b8h1:auto_generated.data_a[4]
data_a[5] => altsyncram_b8h1:auto_generated.data_a[5]
data_a[6] => altsyncram_b8h1:auto_generated.data_a[6]
data_a[7] => altsyncram_b8h1:auto_generated.data_a[7]
data_a[8] => altsyncram_b8h1:auto_generated.data_a[8]
data_a[9] => altsyncram_b8h1:auto_generated.data_a[9]
data_a[10] => altsyncram_b8h1:auto_generated.data_a[10]
data_a[11] => altsyncram_b8h1:auto_generated.data_a[11]
data_a[12] => altsyncram_b8h1:auto_generated.data_a[12]
data_a[13] => altsyncram_b8h1:auto_generated.data_a[13]
data_a[14] => altsyncram_b8h1:auto_generated.data_a[14]
data_a[15] => altsyncram_b8h1:auto_generated.data_a[15]
data_a[16] => altsyncram_b8h1:auto_generated.data_a[16]
data_a[17] => altsyncram_b8h1:auto_generated.data_a[17]
data_a[18] => altsyncram_b8h1:auto_generated.data_a[18]
data_a[19] => altsyncram_b8h1:auto_generated.data_a[19]
data_a[20] => altsyncram_b8h1:auto_generated.data_a[20]
data_a[21] => altsyncram_b8h1:auto_generated.data_a[21]
data_a[22] => altsyncram_b8h1:auto_generated.data_a[22]
data_a[23] => altsyncram_b8h1:auto_generated.data_a[23]
data_a[24] => altsyncram_b8h1:auto_generated.data_a[24]
data_a[25] => altsyncram_b8h1:auto_generated.data_a[25]
data_a[26] => altsyncram_b8h1:auto_generated.data_a[26]
data_a[27] => altsyncram_b8h1:auto_generated.data_a[27]
data_a[28] => altsyncram_b8h1:auto_generated.data_a[28]
data_a[29] => altsyncram_b8h1:auto_generated.data_a[29]
data_a[30] => altsyncram_b8h1:auto_generated.data_a[30]
data_a[31] => altsyncram_b8h1:auto_generated.data_a[31]
data_a[32] => altsyncram_b8h1:auto_generated.data_a[32]
data_a[33] => altsyncram_b8h1:auto_generated.data_a[33]
data_a[34] => altsyncram_b8h1:auto_generated.data_a[34]
data_a[35] => altsyncram_b8h1:auto_generated.data_a[35]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
address_a[0] => altsyncram_b8h1:auto_generated.address_a[0]
address_a[1] => altsyncram_b8h1:auto_generated.address_a[1]
address_a[2] => altsyncram_b8h1:auto_generated.address_a[2]
address_a[3] => altsyncram_b8h1:auto_generated.address_a[3]
address_a[4] => altsyncram_b8h1:auto_generated.address_a[4]
address_a[5] => altsyncram_b8h1:auto_generated.address_a[5]
address_a[6] => altsyncram_b8h1:auto_generated.address_a[6]
address_a[7] => altsyncram_b8h1:auto_generated.address_a[7]
address_a[8] => altsyncram_b8h1:auto_generated.address_a[8]
address_b[0] => altsyncram_b8h1:auto_generated.address_b[0]
address_b[1] => altsyncram_b8h1:auto_generated.address_b[1]
address_b[2] => altsyncram_b8h1:auto_generated.address_b[2]
address_b[3] => altsyncram_b8h1:auto_generated.address_b[3]
address_b[4] => altsyncram_b8h1:auto_generated.address_b[4]
address_b[5] => altsyncram_b8h1:auto_generated.address_b[5]
address_b[6] => altsyncram_b8h1:auto_generated.address_b[6]
address_b[7] => altsyncram_b8h1:auto_generated.address_b[7]
address_b[8] => altsyncram_b8h1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b8h1:auto_generated.clock0
clock1 => altsyncram_b8h1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_b[0] <= altsyncram_b8h1:auto_generated.q_b[0]
q_b[1] <= altsyncram_b8h1:auto_generated.q_b[1]
q_b[2] <= altsyncram_b8h1:auto_generated.q_b[2]
q_b[3] <= altsyncram_b8h1:auto_generated.q_b[3]
q_b[4] <= altsyncram_b8h1:auto_generated.q_b[4]
q_b[5] <= altsyncram_b8h1:auto_generated.q_b[5]
q_b[6] <= altsyncram_b8h1:auto_generated.q_b[6]
q_b[7] <= altsyncram_b8h1:auto_generated.q_b[7]
q_b[8] <= altsyncram_b8h1:auto_generated.q_b[8]
q_b[9] <= altsyncram_b8h1:auto_generated.q_b[9]
q_b[10] <= altsyncram_b8h1:auto_generated.q_b[10]
q_b[11] <= altsyncram_b8h1:auto_generated.q_b[11]
q_b[12] <= altsyncram_b8h1:auto_generated.q_b[12]
q_b[13] <= altsyncram_b8h1:auto_generated.q_b[13]
q_b[14] <= altsyncram_b8h1:auto_generated.q_b[14]
q_b[15] <= altsyncram_b8h1:auto_generated.q_b[15]
q_b[16] <= altsyncram_b8h1:auto_generated.q_b[16]
q_b[17] <= altsyncram_b8h1:auto_generated.q_b[17]
q_b[18] <= altsyncram_b8h1:auto_generated.q_b[18]
q_b[19] <= altsyncram_b8h1:auto_generated.q_b[19]
q_b[20] <= altsyncram_b8h1:auto_generated.q_b[20]
q_b[21] <= altsyncram_b8h1:auto_generated.q_b[21]
q_b[22] <= altsyncram_b8h1:auto_generated.q_b[22]
q_b[23] <= altsyncram_b8h1:auto_generated.q_b[23]
q_b[24] <= altsyncram_b8h1:auto_generated.q_b[24]
q_b[25] <= altsyncram_b8h1:auto_generated.q_b[25]
q_b[26] <= altsyncram_b8h1:auto_generated.q_b[26]
q_b[27] <= altsyncram_b8h1:auto_generated.q_b[27]
q_b[28] <= altsyncram_b8h1:auto_generated.q_b[28]
q_b[29] <= altsyncram_b8h1:auto_generated.q_b[29]
q_b[30] <= altsyncram_b8h1:auto_generated.q_b[30]
q_b[31] <= altsyncram_b8h1:auto_generated.q_b[31]
q_b[32] <= altsyncram_b8h1:auto_generated.q_b[32]
q_b[33] <= altsyncram_b8h1:auto_generated.q_b[33]
q_b[34] <= altsyncram_b8h1:auto_generated.q_b[34]
q_b[35] <= altsyncram_b8h1:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_b8h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => g_out[8]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => b_out[8]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clk => b_int[7].CLK
clk => b_int[8].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => g_out[8]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => b_out[8]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
reset => b_int[7].ACLR
reset => b_int[8].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[8] <= b_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[8] <= g_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN9
reset_n => reset_n.IN9
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN9
reset_n => reset_n.IN9
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3
clk => clk.IN9
reset_n => reset_n.IN9
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4
clk => clk.IN9
reset_n => reset_n.IN9
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout
dout[7] <= altera_eth_tse_std_synchronizer:sync[7].u.dout
dout[8] <= altera_eth_tse_std_synchronizer:sync[8].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS
reset_wclk => reset_wclk.IN1
reset_rclk => reset_rclk.IN1
wclk => wclk.IN3
wclk_ena => wclk_ena.IN1
wren => wren.IN2
din[0] => din[0].IN1
din[1] => din[1].IN1
rclk => rclk.IN3
rclk_ena => rclk_ena.IN1
rden => rden.IN1
dout[0] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
dout[1] <= altera_tse_altsyncram_dpm_fifo:U_RAM.q
full <= full_flag.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_flag.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM
data[0] => data[0].IN1
data[1] => data[1].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_v4h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_v4h1:auto_generated.data_a[0]
data_a[1] => altsyncram_v4h1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_v4h1:auto_generated.address_a[0]
address_a[1] => altsyncram_v4h1:auto_generated.address_a[1]
address_a[2] => altsyncram_v4h1:auto_generated.address_a[2]
address_a[3] => altsyncram_v4h1:auto_generated.address_a[3]
address_a[4] => altsyncram_v4h1:auto_generated.address_a[4]
address_a[5] => altsyncram_v4h1:auto_generated.address_a[5]
address_a[6] => altsyncram_v4h1:auto_generated.address_a[6]
address_b[0] => altsyncram_v4h1:auto_generated.address_b[0]
address_b[1] => altsyncram_v4h1:auto_generated.address_b[1]
address_b[2] => altsyncram_v4h1:auto_generated.address_b[2]
address_b[3] => altsyncram_v4h1:auto_generated.address_b[3]
address_b[4] => altsyncram_v4h1:auto_generated.address_b[4]
address_b[5] => altsyncram_v4h1:auto_generated.address_b[5]
address_b[6] => altsyncram_v4h1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v4h1:auto_generated.clock0
clock1 => altsyncram_v4h1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_v4h1:auto_generated.q_b[0]
q_b[1] <= altsyncram_v4h1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_int[0].CLK
clk => b_int[1].CLK
clk => b_int[2].CLK
clk => b_int[3].CLK
clk => b_int[4].CLK
clk => b_int[5].CLK
clk => b_int[6].CLK
clkena => always1.IN0
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_int[0].PRESET
reset => b_int[1].ACLR
reset => b_int[2].ACLR
reset => b_int[3].ACLR
reset => b_int[4].ACLR
reset => b_int[5].ACLR
reset => b_int[6].ACLR
enable => always1.IN1
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1
clk => clk.IN7
reset_n => reset_n.IN7
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2
clk => clk.IN7
reset_n => reset_n.IN7
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
dout[0] <= altera_eth_tse_std_synchronizer:sync[0].u.dout
dout[1] <= altera_eth_tse_std_synchronizer:sync[1].u.dout
dout[2] <= altera_eth_tse_std_synchronizer:sync[2].u.dout
dout[3] <= altera_eth_tse_std_synchronizer:sync[3].u.dout
dout[4] <= altera_eth_tse_std_synchronizer:sync[4].u.dout
dout[5] <= altera_eth_tse_std_synchronizer:sync[5].u.dout
dout[6] <= altera_eth_tse_std_synchronizer:sync[6].u.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u
clk => clk.IN1
reset_n => reset_n.IN1
din => din.IN1
dout <= altera_std_synchronizer_nocut:std_sync_no_cut.dout


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0
inclock => inclock.IN4
outclock => outclock.IN4
inclocken => inclocken.IN4
outclocken => outclocken.IN4
oe[0] => ~NO_FANOUT~
oe[1] => ~NO_FANOUT~
oe[2] => ~NO_FANOUT~
oe[3] => ~NO_FANOUT~
din[0] => din_reordered[0].IN1
din[1] => din_reordered[2].IN1
din[2] => din_reordered[4].IN1
din[3] => din_reordered[6].IN1
din[4] => din_reordered[1].IN1
din[5] => din_reordered[3].IN1
din[6] => din_reordered[5].IN1
din[7] => din_reordered[7].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.dout
dout[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.dout
dout[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.dout
dout[4] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[5] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.dout
dout[6] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.dout
dout[7] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io[0] <> pad_io[0]
pad_io[1] <> altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.pad
pad_io[1] <> pad_io[1]
pad_io[2] <> altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.pad
pad_io[2] <> pad_io[2]
pad_io[3] <> altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.pad
pad_io[3] <> pad_io[3]
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_io_b[0] <> pad_io_b[0]
pad_io_b[1] <> altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.pad_b
pad_io_b[1] <> pad_io_b[1]
pad_io_b[2] <> altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.pad_b
pad_io_b[2] <> pad_io_b[2]
pad_io_b[3] <> altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.pad_b
pad_io_b[3] <> pad_io_b[3]
pad_in[0] => pad_io[0].DATAIN
pad_in[1] => pad_io[1].DATAIN
pad_in[2] => pad_io[2].DATAIN
pad_in[3] => pad_io[3].DATAIN
pad_in_b[0] => pad_io_b[0].DATAIN
pad_in_b[1] => pad_io_b[1].DATAIN
pad_in_b[2] => pad_io_b[2].DATAIN
pad_in_b[3] => pad_io_b[3].DATAIN
pad_out[0] <= <GND>
pad_out[1] <= <GND>
pad_out[2] <= <GND>
pad_out[3] <= <GND>
pad_out_b[0] <= <GND>
pad_out_b[1] <= <GND>
pad_out_b[2] <= <GND>
pad_out_b[3] <= <GND>
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN4
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
fr_clock[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.fr_clock
fr_clock[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.fr_clock
fr_clock[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
mimic_clock[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.mimic_clock
mimic_clock[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.mimic_clock
mimic_clock[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~
nsleep[1] => ~NO_FANOUT~
nsleep[2] => ~NO_FANOUT~
nsleep[3] => ~NO_FANOUT~


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => in_path_ddr.input_cell_l.CLK
inclock => in_path_ddr.input_latch_l.CLK
inclock => in_path_ddr.input_cell_h.CLK
outclock => ~NO_FANOUT~
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => ~NO_FANOUT~
din[0] => ~NO_FANOUT~
din[1] => ~NO_FANOUT~
dout[0] <= in_path_ddr.input_latch_l.REGOUT
dout[1] <= in_path_ddr.input_cell_h.REGOUT
pad_b <> <UNC>
aset => in_path_ddr.input_cell_l.ACLR
aset => in_path_ddr.input_latch_l.ACLR
aset => in_path_ddr.input_cell_h.ACLR
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
inclock => in_path_ddr.input_cell_l.CLK
inclock => in_path_ddr.input_latch_l.CLK
inclock => in_path_ddr.input_cell_h.CLK
outclock => ~NO_FANOUT~
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => ~NO_FANOUT~
din[0] => ~NO_FANOUT~
din[1] => ~NO_FANOUT~
dout[0] <= in_path_ddr.input_latch_l.REGOUT
dout[1] <= in_path_ddr.input_cell_h.REGOUT
pad_b <> <UNC>
aset => in_path_ddr.input_cell_l.ACLR
aset => in_path_ddr.input_latch_l.ACLR
aset => in_path_ddr.input_cell_h.ACLR
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
inclock => in_path_ddr.input_cell_l.CLK
inclock => in_path_ddr.input_latch_l.CLK
inclock => in_path_ddr.input_cell_h.CLK
outclock => ~NO_FANOUT~
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => ~NO_FANOUT~
din[0] => ~NO_FANOUT~
din[1] => ~NO_FANOUT~
dout[0] <= in_path_ddr.input_latch_l.REGOUT
dout[1] <= in_path_ddr.input_cell_h.REGOUT
pad_b <> <UNC>
aset => in_path_ddr.input_cell_l.ACLR
aset => in_path_ddr.input_latch_l.ACLR
aset => in_path_ddr.input_cell_h.ACLR
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
inclock => in_path_ddr.input_cell_l.CLK
inclock => in_path_ddr.input_latch_l.CLK
inclock => in_path_ddr.input_cell_h.CLK
outclock => ~NO_FANOUT~
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => ~NO_FANOUT~
din[0] => ~NO_FANOUT~
din[1] => ~NO_FANOUT~
dout[0] <= in_path_ddr.input_latch_l.REGOUT
dout[1] <= in_path_ddr.input_cell_h.REGOUT
pad_b <> <UNC>
aset => in_path_ddr.input_cell_l.ACLR
aset => in_path_ddr.input_latch_l.ACLR
aset => in_path_ddr.input_cell_h.ACLR
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in1_0
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => ~NO_FANOUT~
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io[0] <> pad_io[0]
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_io_b[0] <> pad_io_b[0]
pad_in[0] => pad_io[0].DATAIN
pad_in_b[0] => pad_io_b[0].DATAIN
pad_out[0] <= <GND>
pad_out_b[0] <= <GND>
aset => ~NO_FANOUT~
aclr => ~NO_FANOUT~
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => in_path_ddr.input_cell_l.CLK
inclock => in_path_ddr.input_latch_l.CLK
inclock => in_path_ddr.input_cell_h.CLK
outclock => ~NO_FANOUT~
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => ~NO_FANOUT~
din[0] => ~NO_FANOUT~
din[1] => ~NO_FANOUT~
dout[0] <= in_path_ddr.input_latch_l.REGOUT
dout[1] <= in_path_ddr.input_cell_h.REGOUT
pad_b <> <UNC>
aset => in_path_ddr.input_cell_l.ACLR
aset => in_path_ddr.input_latch_l.ACLR
aset => in_path_ddr.input_cell_h.ACLR
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0
inclock => inclock.IN4
outclock => outclock.IN4
inclocken => inclocken.IN4
outclocken => outclocken.IN4
oe[0] => ~NO_FANOUT~
oe[1] => ~NO_FANOUT~
oe[2] => ~NO_FANOUT~
oe[3] => ~NO_FANOUT~
din[0] => din_reordered[0].IN1
din[1] => din_reordered[2].IN1
din[2] => din_reordered[4].IN1
din[3] => din_reordered[6].IN1
din[4] => din_reordered[1].IN1
din[5] => din_reordered[3].IN1
din[6] => din_reordered[5].IN1
din[7] => din_reordered[7].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.dout
dout[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.dout
dout[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.dout
dout[4] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[5] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.dout
dout[6] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.dout
dout[7] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io[1] <> altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.pad
pad_io[2] <> altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.pad
pad_io[3] <> altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_io_b[1] <> altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.pad_b
pad_io_b[2] <> altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.pad_b
pad_io_b[3] <> altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in[1] => ~NO_FANOUT~
pad_in[2] => ~NO_FANOUT~
pad_in[3] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_in_b[1] => ~NO_FANOUT~
pad_in_b[2] => ~NO_FANOUT~
pad_in_b[3] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out[1] <= pad_out[1].DB_MAX_OUTPUT_PORT_TYPE
pad_out[2] <= pad_out[2].DB_MAX_OUTPUT_PORT_TYPE
pad_out[3] <= pad_out[3].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[1] <= pad_out_b[1].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[2] <= pad_out_b[2].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[3] <= pad_out_b[3].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => aclr_aset_wire.IN4
phy_mem_clock => phy_mem_clock.IN4
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
fr_clock[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.fr_clock
fr_clock[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.fr_clock
fr_clock[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
mimic_clock[1] <= altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i.mimic_clock
mimic_clock[2] <= altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i.mimic_clock
mimic_clock[3] <= altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~
nsleep[1] => ~NO_FANOUT~
nsleep[2] => ~NO_FANOUT~
nsleep[3] => ~NO_FANOUT~


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKHI
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKLO
outclock => async_mode_out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => async_mode_out_path_ddr.fr_out_data_ddio.ARESET
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[1].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKHI
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKLO
outclock => async_mode_out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => async_mode_out_path_ddr.fr_out_data_ddio.ARESET
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[2].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKHI
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKLO
outclock => async_mode_out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => async_mode_out_path_ddr.fr_out_data_ddio.ARESET
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[3].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKHI
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKLO
outclock => async_mode_out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => async_mode_out_path_ddr.fr_out_data_ddio.ARESET
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out1_0
inclock => inclock.IN1
outclock => outclock.IN1
inclocken => inclocken.IN1
outclocken => outclocken.IN1
oe[0] => ~NO_FANOUT~
din[0] => din_reordered[0].IN1
din[1] => din_reordered[1].IN1
dout[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
dout[1] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.dout
pad_io[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad
pad_io_b[0] <> altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.pad_b
pad_in[0] => ~NO_FANOUT~
pad_in_b[0] => ~NO_FANOUT~
pad_out[0] <= pad_out[0].DB_MAX_OUTPUT_PORT_TYPE
pad_out_b[0] <= pad_out_b[0].DB_MAX_OUTPUT_PORT_TYPE
aset => ~NO_FANOUT~
aclr => aclr_aset_wire.IN1
phy_mem_clock => phy_mem_clock.IN1
sclr => ~NO_FANOUT~
hr_clock <= hr_clock.DB_MAX_OUTPUT_PORT_TYPE
fr_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.fr_clock
invert_hr_clock => ~NO_FANOUT~
mimic_clock[0] <= altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i.mimic_clock
nsleep[0] => ~NO_FANOUT~


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out1_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i
inclock => ~NO_FANOUT~
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKHI
outclock => async_mode_out_path_ddr.fr_out_data_ddio.CLKLO
outclock => async_mode_out_path_ddr.fr_out_data_ddio.MUXSEL
phy_mem_clock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclocken => ~NO_FANOUT~
oe => output_buf.obuf.OE
din[0] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINHI
din[1] => async_mode_out_path_ddr.fr_out_data_ddio.DATAINLO
dout[0] <= <GND>
dout[1] <= <GND>
pad <> output_buf.obuf
pad_b <> <UNC>
aset => async_mode_out_path_ddr.fr_out_data_ddio.ARESET
sclr => ~NO_FANOUT~
hr_clock => ~NO_FANOUT~
fr_clock <= fr_clock.DB_MAX_OUTPUT_PORT_TYPE
mimic_clock <= <GND>
nsleep => ~NO_FANOUT~


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => av_waitrequest.IN1
av_chipselect => always2.IN0
av_chipselect => always2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => always2.IN1
av_read_n => av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => always2.IN1
av_write_n => av_waitrequest.IN1
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk.IN3
rst_n => rst_n.IN2
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r.fifo_EF
av_readdata[13] <= fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= <GND>
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_wdata[0] => fifo_wdata[0].IN1
fifo_wdata[1] => fifo_wdata[1].IN1
fifo_wdata[2] => fifo_wdata[2].IN1
fifo_wdata[3] => fifo_wdata[3].IN1
fifo_wdata[4] => fifo_wdata[4].IN1
fifo_wdata[5] => fifo_wdata[5].IN1
fifo_wdata[6] => fifo_wdata[6].IN1
fifo_wdata[7] => fifo_wdata[7].IN1
fifo_wr => fifo_wr.IN1
rd_wfifo => rd_wfifo.IN1
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q
r_dat[1] <= scfifo:wfifo.q
r_dat[2] <= scfifo:wfifo.q
r_dat[3] <= scfifo:wfifo.q
r_dat[4] <= scfifo:wfifo.q
r_dat[5] <= scfifo:wfifo.q
r_dat[6] <= scfifo:wfifo.q
r_dat[7] <= scfifo:wfifo.q
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw
wfifo_used[1] <= scfifo:wfifo.usedw
wfifo_used[2] <= scfifo:wfifo.usedw
wfifo_used[3] <= scfifo:wfifo.usedw
wfifo_used[4] <= scfifo:wfifo.usedw
wfifo_used[5] <= scfifo:wfifo.usedw


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo
data[0] => scfifo_9621:auto_generated.data[0]
data[1] => scfifo_9621:auto_generated.data[1]
data[2] => scfifo_9621:auto_generated.data[2]
data[3] => scfifo_9621:auto_generated.data[3]
data[4] => scfifo_9621:auto_generated.data[4]
data[5] => scfifo_9621:auto_generated.data[5]
data[6] => scfifo_9621:auto_generated.data[6]
data[7] => scfifo_9621:auto_generated.data[7]
q[0] <= scfifo_9621:auto_generated.q[0]
q[1] <= scfifo_9621:auto_generated.q[1]
q[2] <= scfifo_9621:auto_generated.q[2]
q[3] <= scfifo_9621:auto_generated.q[3]
q[4] <= scfifo_9621:auto_generated.q[4]
q[5] <= scfifo_9621:auto_generated.q[5]
q[6] <= scfifo_9621:auto_generated.q[6]
q[7] <= scfifo_9621:auto_generated.q[7]
wrreq => scfifo_9621:auto_generated.wrreq
rdreq => scfifo_9621:auto_generated.rdreq
clock => scfifo_9621:auto_generated.clock
aclr => scfifo_9621:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_9621:auto_generated.empty
full <= scfifo_9621:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_9621:auto_generated.usedw[0]
usedw[1] <= scfifo_9621:auto_generated.usedw[1]
usedw[2] <= scfifo_9621:auto_generated.usedw[2]
usedw[3] <= scfifo_9621:auto_generated.usedw[3]
usedw[4] <= scfifo_9621:auto_generated.usedw[4]
usedw[5] <= scfifo_9621:auto_generated.usedw[5]


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated
aclr => a_dpfifo_bb01:dpfifo.aclr
clock => a_dpfifo_bb01:dpfifo.clock
data[0] => a_dpfifo_bb01:dpfifo.data[0]
data[1] => a_dpfifo_bb01:dpfifo.data[1]
data[2] => a_dpfifo_bb01:dpfifo.data[2]
data[3] => a_dpfifo_bb01:dpfifo.data[3]
data[4] => a_dpfifo_bb01:dpfifo.data[4]
data[5] => a_dpfifo_bb01:dpfifo.data[5]
data[6] => a_dpfifo_bb01:dpfifo.data[6]
data[7] => a_dpfifo_bb01:dpfifo.data[7]
empty <= a_dpfifo_bb01:dpfifo.empty
full <= a_dpfifo_bb01:dpfifo.full
q[0] <= a_dpfifo_bb01:dpfifo.q[0]
q[1] <= a_dpfifo_bb01:dpfifo.q[1]
q[2] <= a_dpfifo_bb01:dpfifo.q[2]
q[3] <= a_dpfifo_bb01:dpfifo.q[3]
q[4] <= a_dpfifo_bb01:dpfifo.q[4]
q[5] <= a_dpfifo_bb01:dpfifo.q[5]
q[6] <= a_dpfifo_bb01:dpfifo.q[6]
q[7] <= a_dpfifo_bb01:dpfifo.q[7]
rdreq => a_dpfifo_bb01:dpfifo.rreq
usedw[0] <= a_dpfifo_bb01:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_bb01:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_bb01:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_bb01:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_bb01:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_bb01:dpfifo.usedw[5]
wrreq => a_dpfifo_bb01:dpfifo.wreq


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_n2b:rd_ptr_count.aclr
aclr => cntr_n2b:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => altsyncram_dtn1:FIFOram.clock0
clock => altsyncram_dtn1:FIFOram.clock1
clock => cntr_n2b:rd_ptr_count.clock
clock => cntr_n2b:wr_ptr.clock
data[0] => altsyncram_dtn1:FIFOram.data_a[0]
data[1] => altsyncram_dtn1:FIFOram.data_a[1]
data[2] => altsyncram_dtn1:FIFOram.data_a[2]
data[3] => altsyncram_dtn1:FIFOram.data_a[3]
data[4] => altsyncram_dtn1:FIFOram.data_a[4]
data[5] => altsyncram_dtn1:FIFOram.data_a[5]
data[6] => altsyncram_dtn1:FIFOram.data_a[6]
data[7] => altsyncram_dtn1:FIFOram.data_a[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= altsyncram_dtn1:FIFOram.q_b[0]
q[1] <= altsyncram_dtn1:FIFOram.q_b[1]
q[2] <= altsyncram_dtn1:FIFOram.q_b[2]
q[3] <= altsyncram_dtn1:FIFOram.q_b[3]
q[4] <= altsyncram_dtn1:FIFOram.q_b[4]
q[5] <= altsyncram_dtn1:FIFOram.q_b[5]
q[6] <= altsyncram_dtn1:FIFOram.q_b[6]
q[7] <= altsyncram_dtn1:FIFOram.q_b[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_n2b:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_n2b:rd_ptr_count.sclr
sclr => cntr_n2b:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => altsyncram_dtn1:FIFOram.wren_a
wreq => cntr_n2b:wr_ptr.cnt_en


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_337:count_usedw.aclr
clock => cntr_337:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_337:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_337:count_usedw.updown


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_rd => fifo_rd.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0].IN1
t_dat[1] => t_dat[1].IN1
t_dat[2] => t_dat[2].IN1
t_dat[3] => t_dat[3].IN1
t_dat[4] => t_dat[4].IN1
t_dat[5] => t_dat[5].IN1
t_dat[6] => t_dat[6].IN1
t_dat[7] => t_dat[7].IN1
wr_rfifo => wr_rfifo.IN1
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q
fifo_rdata[1] <= scfifo:rfifo.q
fifo_rdata[2] <= scfifo:rfifo.q
fifo_rdata[3] <= scfifo:rfifo.q
fifo_rdata[4] <= scfifo:rfifo.q
fifo_rdata[5] <= scfifo:rfifo.q
fifo_rdata[6] <= scfifo:rfifo.q
fifo_rdata[7] <= scfifo:rfifo.q
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw
rfifo_used[1] <= scfifo:rfifo.usedw
rfifo_used[2] <= scfifo:rfifo.usedw
rfifo_used[3] <= scfifo:rfifo.usedw
rfifo_used[4] <= scfifo:rfifo.usedw
rfifo_used[5] <= scfifo:rfifo.usedw


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo
data[0] => scfifo_9621:auto_generated.data[0]
data[1] => scfifo_9621:auto_generated.data[1]
data[2] => scfifo_9621:auto_generated.data[2]
data[3] => scfifo_9621:auto_generated.data[3]
data[4] => scfifo_9621:auto_generated.data[4]
data[5] => scfifo_9621:auto_generated.data[5]
data[6] => scfifo_9621:auto_generated.data[6]
data[7] => scfifo_9621:auto_generated.data[7]
q[0] <= scfifo_9621:auto_generated.q[0]
q[1] <= scfifo_9621:auto_generated.q[1]
q[2] <= scfifo_9621:auto_generated.q[2]
q[3] <= scfifo_9621:auto_generated.q[3]
q[4] <= scfifo_9621:auto_generated.q[4]
q[5] <= scfifo_9621:auto_generated.q[5]
q[6] <= scfifo_9621:auto_generated.q[6]
q[7] <= scfifo_9621:auto_generated.q[7]
wrreq => scfifo_9621:auto_generated.wrreq
rdreq => scfifo_9621:auto_generated.rdreq
clock => scfifo_9621:auto_generated.clock
aclr => scfifo_9621:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_9621:auto_generated.empty
full <= scfifo_9621:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_9621:auto_generated.usedw[0]
usedw[1] <= scfifo_9621:auto_generated.usedw[1]
usedw[2] <= scfifo_9621:auto_generated.usedw[2]
usedw[3] <= scfifo_9621:auto_generated.usedw[3]
usedw[4] <= scfifo_9621:auto_generated.usedw[4]
usedw[5] <= scfifo_9621:auto_generated.usedw[5]


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated
aclr => a_dpfifo_bb01:dpfifo.aclr
clock => a_dpfifo_bb01:dpfifo.clock
data[0] => a_dpfifo_bb01:dpfifo.data[0]
data[1] => a_dpfifo_bb01:dpfifo.data[1]
data[2] => a_dpfifo_bb01:dpfifo.data[2]
data[3] => a_dpfifo_bb01:dpfifo.data[3]
data[4] => a_dpfifo_bb01:dpfifo.data[4]
data[5] => a_dpfifo_bb01:dpfifo.data[5]
data[6] => a_dpfifo_bb01:dpfifo.data[6]
data[7] => a_dpfifo_bb01:dpfifo.data[7]
empty <= a_dpfifo_bb01:dpfifo.empty
full <= a_dpfifo_bb01:dpfifo.full
q[0] <= a_dpfifo_bb01:dpfifo.q[0]
q[1] <= a_dpfifo_bb01:dpfifo.q[1]
q[2] <= a_dpfifo_bb01:dpfifo.q[2]
q[3] <= a_dpfifo_bb01:dpfifo.q[3]
q[4] <= a_dpfifo_bb01:dpfifo.q[4]
q[5] <= a_dpfifo_bb01:dpfifo.q[5]
q[6] <= a_dpfifo_bb01:dpfifo.q[6]
q[7] <= a_dpfifo_bb01:dpfifo.q[7]
rdreq => a_dpfifo_bb01:dpfifo.rreq
usedw[0] <= a_dpfifo_bb01:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_bb01:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_bb01:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_bb01:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_bb01:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_bb01:dpfifo.usedw[5]
wrreq => a_dpfifo_bb01:dpfifo.wreq


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_n2b:rd_ptr_count.aclr
aclr => cntr_n2b:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => altsyncram_dtn1:FIFOram.clock0
clock => altsyncram_dtn1:FIFOram.clock1
clock => cntr_n2b:rd_ptr_count.clock
clock => cntr_n2b:wr_ptr.clock
data[0] => altsyncram_dtn1:FIFOram.data_a[0]
data[1] => altsyncram_dtn1:FIFOram.data_a[1]
data[2] => altsyncram_dtn1:FIFOram.data_a[2]
data[3] => altsyncram_dtn1:FIFOram.data_a[3]
data[4] => altsyncram_dtn1:FIFOram.data_a[4]
data[5] => altsyncram_dtn1:FIFOram.data_a[5]
data[6] => altsyncram_dtn1:FIFOram.data_a[6]
data[7] => altsyncram_dtn1:FIFOram.data_a[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= altsyncram_dtn1:FIFOram.q_b[0]
q[1] <= altsyncram_dtn1:FIFOram.q_b[1]
q[2] <= altsyncram_dtn1:FIFOram.q_b[2]
q[3] <= altsyncram_dtn1:FIFOram.q_b[3]
q[4] <= altsyncram_dtn1:FIFOram.q_b[4]
q[5] <= altsyncram_dtn1:FIFOram.q_b[5]
q[6] <= altsyncram_dtn1:FIFOram.q_b[6]
q[7] <= altsyncram_dtn1:FIFOram.q_b[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_n2b:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_n2b:rd_ptr_count.sclr
sclr => cntr_n2b:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => altsyncram_dtn1:FIFOram.wren_a
wreq => cntr_n2b:wr_ptr.cnt_en


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_337:count_usedw.aclr
clock => cntr_337:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_337:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_337:count_usedw.updown


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic
raw_tck => raw_tck.IN1
tdi => tdi.IN1
jtag_state_rti => ~NO_FANOUT~
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
tdo <= sld_jtag_endpoint_adapter:inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:inst.ir_out
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_udr => jtag_state_udr.IN1
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => write2.CLK
clk => write1.CLK
clk => read2.CLK
clk => read1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => write2.ACLR
rst_n => write1.ACLR
rst_n => read2.ACLR
rst_n => read1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2.IN1
t_dav => tck_t_dav.DATAIN
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0
clk_clk => clk_clk.IN9
clk_reset_reset => clk_reset_reset.IN1
master_address[0] <= altera_avalon_packets_to_master:transacto.address
master_address[1] <= altera_avalon_packets_to_master:transacto.address
master_address[2] <= altera_avalon_packets_to_master:transacto.address
master_address[3] <= altera_avalon_packets_to_master:transacto.address
master_address[4] <= altera_avalon_packets_to_master:transacto.address
master_address[5] <= altera_avalon_packets_to_master:transacto.address
master_address[6] <= altera_avalon_packets_to_master:transacto.address
master_address[7] <= altera_avalon_packets_to_master:transacto.address
master_address[8] <= altera_avalon_packets_to_master:transacto.address
master_address[9] <= altera_avalon_packets_to_master:transacto.address
master_address[10] <= altera_avalon_packets_to_master:transacto.address
master_address[11] <= altera_avalon_packets_to_master:transacto.address
master_address[12] <= altera_avalon_packets_to_master:transacto.address
master_address[13] <= altera_avalon_packets_to_master:transacto.address
master_address[14] <= altera_avalon_packets_to_master:transacto.address
master_address[15] <= altera_avalon_packets_to_master:transacto.address
master_address[16] <= altera_avalon_packets_to_master:transacto.address
master_address[17] <= altera_avalon_packets_to_master:transacto.address
master_address[18] <= altera_avalon_packets_to_master:transacto.address
master_address[19] <= altera_avalon_packets_to_master:transacto.address
master_address[20] <= altera_avalon_packets_to_master:transacto.address
master_address[21] <= altera_avalon_packets_to_master:transacto.address
master_address[22] <= altera_avalon_packets_to_master:transacto.address
master_address[23] <= altera_avalon_packets_to_master:transacto.address
master_address[24] <= altera_avalon_packets_to_master:transacto.address
master_address[25] <= altera_avalon_packets_to_master:transacto.address
master_address[26] <= altera_avalon_packets_to_master:transacto.address
master_address[27] <= altera_avalon_packets_to_master:transacto.address
master_address[28] <= altera_avalon_packets_to_master:transacto.address
master_address[29] <= altera_avalon_packets_to_master:transacto.address
master_address[30] <= altera_avalon_packets_to_master:transacto.address
master_address[31] <= altera_avalon_packets_to_master:transacto.address
master_readdata[0] => master_readdata[0].IN1
master_readdata[1] => master_readdata[1].IN1
master_readdata[2] => master_readdata[2].IN1
master_readdata[3] => master_readdata[3].IN1
master_readdata[4] => master_readdata[4].IN1
master_readdata[5] => master_readdata[5].IN1
master_readdata[6] => master_readdata[6].IN1
master_readdata[7] => master_readdata[7].IN1
master_readdata[8] => master_readdata[8].IN1
master_readdata[9] => master_readdata[9].IN1
master_readdata[10] => master_readdata[10].IN1
master_readdata[11] => master_readdata[11].IN1
master_readdata[12] => master_readdata[12].IN1
master_readdata[13] => master_readdata[13].IN1
master_readdata[14] => master_readdata[14].IN1
master_readdata[15] => master_readdata[15].IN1
master_readdata[16] => master_readdata[16].IN1
master_readdata[17] => master_readdata[17].IN1
master_readdata[18] => master_readdata[18].IN1
master_readdata[19] => master_readdata[19].IN1
master_readdata[20] => master_readdata[20].IN1
master_readdata[21] => master_readdata[21].IN1
master_readdata[22] => master_readdata[22].IN1
master_readdata[23] => master_readdata[23].IN1
master_readdata[24] => master_readdata[24].IN1
master_readdata[25] => master_readdata[25].IN1
master_readdata[26] => master_readdata[26].IN1
master_readdata[27] => master_readdata[27].IN1
master_readdata[28] => master_readdata[28].IN1
master_readdata[29] => master_readdata[29].IN1
master_readdata[30] => master_readdata[30].IN1
master_readdata[31] => master_readdata[31].IN1
master_read <= altera_avalon_packets_to_master:transacto.read
master_write <= altera_avalon_packets_to_master:transacto.write
master_writedata[0] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[1] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[2] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[3] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[4] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[5] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[6] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[7] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[8] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[9] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[10] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[11] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[12] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[13] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[14] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[15] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[16] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[17] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[18] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[19] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[20] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[21] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[22] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[23] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[24] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[25] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[26] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[27] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[28] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[29] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[30] <= altera_avalon_packets_to_master:transacto.writedata
master_writedata[31] <= altera_avalon_packets_to_master:transacto.writedata
master_waitrequest => master_waitrequest.IN1
master_readdatavalid => master_readdatavalid.IN1
master_byteenable[0] <= altera_avalon_packets_to_master:transacto.byteenable
master_byteenable[1] <= altera_avalon_packets_to_master:transacto.byteenable
master_byteenable[2] <= altera_avalon_packets_to_master:transacto.byteenable
master_byteenable[3] <= altera_avalon_packets_to_master:transacto.byteenable
master_reset_reset <= altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master.resetrequest


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
jtag_tck => ~NO_FANOUT~
jtag_tms => ~NO_FANOUT~
jtag_tdi => ~NO_FANOUT~
jtag_tdo <= <GND>
jtag_ena => ~NO_FANOUT~
jtag_usr1 => ~NO_FANOUT~
jtag_clr => ~NO_FANOUT~
jtag_clrn => ~NO_FANOUT~
jtag_state_tlr => ~NO_FANOUT~
jtag_state_rti => ~NO_FANOUT~
jtag_state_sdrs => ~NO_FANOUT~
jtag_state_cdr => ~NO_FANOUT~
jtag_state_sdr => ~NO_FANOUT~
jtag_state_e1dr => ~NO_FANOUT~
jtag_state_pdr => ~NO_FANOUT~
jtag_state_e2dr => ~NO_FANOUT~
jtag_state_udr => ~NO_FANOUT~
jtag_state_sirs => ~NO_FANOUT~
jtag_state_cir => ~NO_FANOUT~
jtag_state_sir => ~NO_FANOUT~
jtag_state_e1ir => ~NO_FANOUT~
jtag_state_pir => ~NO_FANOUT~
jtag_state_e2ir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_ir_in[0] => ~NO_FANOUT~
jtag_ir_in[1] => ~NO_FANOUT~
jtag_ir_in[2] => ~NO_FANOUT~
jtag_irq <= <GND>
jtag_ir_out[0] <= <GND>
jtag_ir_out[1] <= <GND>
jtag_ir_out[2] <= <GND>
clk => clk.IN1
reset_n => reset_n.IN1
source_ready => ~NO_FANOUT~
source_data[0] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[1] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[2] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[3] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[4] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[5] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[6] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_data[7] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_data
source_valid <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.source_valid
sink_data[0] => sink_data[0].IN1
sink_data[1] => sink_data[1].IN1
sink_data[2] => sink_data[2].IN1
sink_data[3] => sink_data[3].IN1
sink_data[4] => sink_data[4].IN1
sink_data[5] => sink_data[5].IN1
sink_data[6] => sink_data[6].IN1
sink_data[7] => sink_data[7].IN1
sink_valid => sink_valid.IN1
sink_ready <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.sink_ready
resetrequest <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.resetrequest
debug_reset <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.debug_reset
mgmt_valid <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.mgmt_valid
mgmt_channel[0] <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.mgmt_channel
mgmt_data <= altera_jtag_dc_streaming:normal.jtag_dc_streaming.mgmt_data


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
tdo => tdo.IN1
ir_in[0] <= sld_virtual_jtag_basic:sld_virtual_jtag_component.ir_in
ir_in[1] <= sld_virtual_jtag_basic:sld_virtual_jtag_component.ir_in
ir_in[2] <= sld_virtual_jtag_basic:sld_virtual_jtag_component.ir_in
tck <= sld_virtual_jtag_basic:sld_virtual_jtag_component.tck
tdi <= sld_virtual_jtag_basic:sld_virtual_jtag_component.tdi
virtual_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_cdr
virtual_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_cir
virtual_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_e1dr
virtual_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_e2dr
virtual_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_pdr
virtual_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_sdr
virtual_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_udr
virtual_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_component.virtual_state_uir


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[2] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_ir_out[2] => adapted_ir_out[2].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
tck => tck.IN4
tdi => tdi.IN1
tdo <= altera_jtag_streaming:jtag_streaming.tdo
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
virtual_state_cdr => virtual_state_cdr.IN1
virtual_state_sdr => virtual_state_sdr.IN1
virtual_state_udr => virtual_state_udr.IN1
clk => clk.IN3
reset_n => reset_n.IN3
source_data[0] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[1] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[2] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[3] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[4] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[5] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[6] <= altera_jtag_src_crosser:source_crosser.src_data
source_data[7] <= altera_jtag_src_crosser:source_crosser.src_data
source_valid <= altera_jtag_src_crosser:source_crosser.src_valid
sink_data[0] => sink_data[0].IN1
sink_data[1] => sink_data[1].IN1
sink_data[2] => sink_data[2].IN1
sink_data[3] => sink_data[3].IN1
sink_data[4] => sink_data[4].IN1
sink_data[5] => sink_data[5].IN1
sink_data[6] => sink_data[6].IN1
sink_data[7] => sink_data[7].IN1
sink_valid => sink_valid.IN1
sink_ready <= altera_avalon_st_clock_crosser:sink_crosser.in_ready
resetrequest <= altera_jtag_streaming:jtag_streaming.resetrequest
debug_reset <= altera_jtag_streaming:jtag_streaming.debug_reset
mgmt_valid <= altera_jtag_streaming:jtag_streaming.mgmt_valid
mgmt_channel[0] <= altera_jtag_streaming:jtag_streaming.mgmt_channel
mgmt_data <= altera_jtag_streaming:jtag_streaming.mgmt_data


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
tck => tck.IN3
tdi => read_data_length.DATAB
tdi => write_data_length.DATAB
tdi => idle_remover_sink_data.DATAB
tdi => header_in.DATAA
tdi => dr_data_in.DATAB
tdi => dr_loopback.DATAB
tdi => dr_control.DATAB
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_in[0] => Mux0.IN4
ir_in[0] => Equal14.IN31
ir_in[0] => Equal20.IN60
ir_in[0] => Equal21.IN30
ir_in[0] => Equal22.IN60
ir_in[0] => Equal23.IN30
ir_in[1] => Mux0.IN3
ir_in[1] => Equal14.IN30
ir_in[1] => Equal20.IN30
ir_in[1] => Equal21.IN60
ir_in[1] => Equal22.IN59
ir_in[1] => Equal23.IN29
ir_in[2] => Mux0.IN2
ir_in[2] => Equal14.IN29
ir_in[2] => Equal20.IN29
ir_in[2] => Equal21.IN29
ir_in[2] => Equal22.IN29
ir_in[2] => Equal23.IN60
virtual_state_cdr => write_state.OUTPUTSELECT
virtual_state_cdr => write_state.OUTPUTSELECT
virtual_state_cdr => write_state.OUTPUTSELECT
virtual_state_cdr => write_state.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_cdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => decode_header_1.OUTPUTSELECT
virtual_state_cdr => decode_header_2.OUTPUTSELECT
virtual_state_cdr => read_data_all_valid.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_cdr => read_state.OUTPUTSELECT
virtual_state_cdr => read_state.OUTPUTSELECT
virtual_state_cdr => read_state.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => padded_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_cdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_cdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => dr_data_out.OUTPUTSELECT
virtual_state_cdr => read_data_valid.OUTPUTSELECT
virtual_state_cdr => dr_loopback.OUTPUTSELECT
virtual_state_cdr => dr_debug.OUTPUTSELECT
virtual_state_cdr => dr_debug.OUTPUTSELECT
virtual_state_cdr => dr_debug.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_info.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_cdr => dr_control.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => bypass_bit_counter.OUTPUTSELECT
virtual_state_sdr => write_state.OUTPUTSELECT
virtual_state_sdr => write_state.OUTPUTSELECT
virtual_state_sdr => write_state.OUTPUTSELECT
virtual_state_sdr => write_state.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in.OUTPUTSELECT
virtual_state_sdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_in_bit_counter.OUTPUTSELECT
virtual_state_sdr => read_data_length.OUTPUTSELECT
virtual_state_sdr => read_data_length.OUTPUTSELECT
virtual_state_sdr => read_data_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => scan_length.OUTPUTSELECT
virtual_state_sdr => decode_header_1.OUTPUTSELECT
virtual_state_sdr => read_data_all_valid.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => write_data_length.OUTPUTSELECT
virtual_state_sdr => write_data_length.OUTPUTSELECT
virtual_state_sdr => write_data_length.OUTPUTSELECT
virtual_state_sdr => decode_header_2.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => dr_data_in.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => valid_write_data_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => write_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => write_data_valid.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_valid.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => idle_remover_sink_data.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => dr_data_out.OUTPUTSELECT
virtual_state_sdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_sdr => header_out_bit_counter.OUTPUTSELECT
virtual_state_sdr => idle_inserter_source_ready.OUTPUTSELECT
virtual_state_sdr => read_state.OUTPUTSELECT
virtual_state_sdr => read_state.OUTPUTSELECT
virtual_state_sdr => read_state.OUTPUTSELECT
virtual_state_sdr => read_data_valid.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => padded_bit_counter.OUTPUTSELECT
virtual_state_sdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => read_data_bit_counter.OUTPUTSELECT
virtual_state_sdr => dr_loopback.OUTPUTSELECT
virtual_state_sdr => dr_debug.OUTPUTSELECT
virtual_state_sdr => dr_debug.OUTPUTSELECT
virtual_state_sdr => dr_debug.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_info.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => dr_control.OUTPUTSELECT
virtual_state_sdr => tdo.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_sdr => scan_length_byte_counter.OUTPUTSELECT
virtual_state_udr => resetrequest.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => offset.OUTPUTSELECT
virtual_state_udr => clock_sense_reset_n.DATAB
reset_n => altera_avalon_st_idle_remover:idle_remover.reset_n
reset_n => altera_avalon_st_idle_inserter:idle_inserter.reset_n
source_data[0] <= altera_avalon_st_idle_remover:idle_remover.out_data[0]
source_data[1] <= altera_avalon_st_idle_remover:idle_remover.out_data[1]
source_data[2] <= altera_avalon_st_idle_remover:idle_remover.out_data[2]
source_data[3] <= altera_avalon_st_idle_remover:idle_remover.out_data[3]
source_data[4] <= altera_avalon_st_idle_remover:idle_remover.out_data[4]
source_data[5] <= altera_avalon_st_idle_remover:idle_remover.out_data[5]
source_data[6] <= altera_avalon_st_idle_remover:idle_remover.out_data[6]
source_data[7] <= altera_avalon_st_idle_remover:idle_remover.out_data[7]
source_valid <= altera_avalon_st_idle_remover:idle_remover.out_valid
sink_data[0] => altera_avalon_st_idle_inserter:idle_inserter.in_data[0]
sink_data[1] => altera_avalon_st_idle_inserter:idle_inserter.in_data[1]
sink_data[2] => altera_avalon_st_idle_inserter:idle_inserter.in_data[2]
sink_data[3] => altera_avalon_st_idle_inserter:idle_inserter.in_data[3]
sink_data[4] => altera_avalon_st_idle_inserter:idle_inserter.in_data[4]
sink_data[5] => altera_avalon_st_idle_inserter:idle_inserter.in_data[5]
sink_data[6] => altera_avalon_st_idle_inserter:idle_inserter.in_data[6]
sink_data[7] => altera_avalon_st_idle_inserter:idle_inserter.in_data[7]
sink_valid => dr_data_out.DATAB
sink_valid => altera_avalon_st_idle_inserter:idle_inserter.in_valid
sink_ready <= altera_avalon_st_idle_inserter:idle_inserter.in_ready
clock_to_sample => clock_to_sample.IN1
reset_to_sample => reset_to_sample.IN1
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug_reset <= <GND>
mgmt_valid <= mgmt_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_channel[0] <= mgmt_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mgmt_data <= mgmt_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => dreg[2].CLK
clk => dreg[3].CLK
clk => dreg[4].CLK
clk => dreg[5].CLK
clk => dreg[6].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[2].ACLR
reset_n => dreg[3].ACLR
reset_n => dreg[4].ACLR
reset_n => dreg[5].ACLR
reset_n => dreg[6].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover
clk => received_esc.CLK
reset_n => received_esc.ACLR
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always0.IN0
in_valid => out_valid.IN1
in_data[0] => out_data[0].DATAIN
in_data[0] => Equal0.IN7
in_data[0] => Equal1.IN3
in_data[1] => out_data[1].DATAIN
in_data[1] => Equal0.IN2
in_data[1] => Equal1.IN7
in_data[2] => out_data[2].DATAIN
in_data[2] => Equal0.IN6
in_data[2] => Equal1.IN2
in_data[3] => out_data[3].DATAIN
in_data[3] => Equal0.IN1
in_data[3] => Equal1.IN1
in_data[4] => out_data[4].DATAIN
in_data[4] => Equal0.IN5
in_data[4] => Equal1.IN6
in_data[5] => out_data.DATAA
in_data[5] => Equal0.IN4
in_data[5] => Equal1.IN5
in_data[5] => out_data.DATAB
in_data[6] => out_data[6].DATAIN
in_data[6] => Equal0.IN0
in_data[6] => Equal1.IN0
in_data[7] => out_data[7].DATAIN
in_data[7] => Equal0.IN3
in_data[7] => Equal1.IN4
out_ready => always0.IN1
out_ready => in_ready.DATAIN
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter
clk => received_esc.CLK
reset_n => received_esc.ACLR
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => always0.IN0
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => out_data.OUTPUTSELECT
in_valid => in_ready.IN1
in_data[0] => out_data.DATAA
in_data[0] => out_data.DATAB
in_data[0] => Equal0.IN4
in_data[0] => Equal1.IN7
in_data[1] => out_data.DATAA
in_data[1] => out_data.DATAB
in_data[1] => Equal0.IN7
in_data[1] => Equal1.IN3
in_data[2] => out_data.DATAA
in_data[2] => out_data.DATAB
in_data[2] => Equal0.IN3
in_data[2] => Equal1.IN6
in_data[3] => out_data.DATAA
in_data[3] => out_data.DATAB
in_data[3] => Equal0.IN6
in_data[3] => Equal1.IN5
in_data[4] => out_data.DATAA
in_data[4] => out_data.DATAB
in_data[4] => Equal0.IN2
in_data[4] => Equal1.IN2
in_data[5] => out_data.DATAA
in_data[5] => Equal0.IN1
in_data[5] => Equal1.IN1
in_data[5] => out_data.DATAB
in_data[6] => out_data.DATAA
in_data[6] => out_data.DATAB
in_data[6] => Equal0.IN5
in_data[6] => Equal1.IN4
in_data[7] => out_data.DATAA
in_data[7] => out_data.DATAB
in_data[7] => Equal0.IN0
in_data[7] => Equal1.IN0
out_ready => always0.IN1
out_ready => always0.IN1
out_ready => in_ready.IN1
out_valid <= <VCC>
out_data[0] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
in_clk => in_clk.IN1
in_reset => in_data_toggle.ACLR
in_reset => in_data_buffer[0].ACLR
in_reset => in_data_buffer[1].ACLR
in_reset => in_data_buffer[2].ACLR
in_reset => in_data_buffer[3].ACLR
in_reset => in_data_buffer[4].ACLR
in_reset => in_data_buffer[5].ACLR
in_reset => in_data_buffer[6].ACLR
in_reset => in_data_buffer[7].ACLR
in_reset => _.IN1
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => take_in_data.IN1
in_data[0] => in_data_buffer[0].DATAIN
in_data[1] => in_data_buffer[1].DATAIN
in_data[2] => in_data_buffer[2].DATAIN
in_data[3] => in_data_buffer[3].DATAIN
in_data[4] => in_data_buffer[4].DATAIN
in_data[5] => in_data_buffer[5].DATAIN
in_data[6] => in_data_buffer[6].DATAIN
in_data[7] => in_data_buffer[7].DATAIN
out_clk => out_clk.IN2
out_reset => out_reset.IN1
out_ready => out_ready.IN1
out_valid <= altera_avalon_st_pipeline_base:output_stage.out_valid
out_data[0] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[1] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[2] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[3] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[4] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[5] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[6] <= altera_avalon_st_pipeline_base:output_stage.out_data
out_data[7] <= altera_avalon_st_pipeline_base:output_stage.out_data


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => dreg[2].CLK
clk => dreg[3].CLK
clk => dreg[4].CLK
clk => dreg[5].CLK
clk => dreg[6].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[2].ACLR
reset_n => dreg[3].ACLR
reset_n => dreg[4].ACLR
reset_n => dreg[5].ACLR
reset_n => dreg[6].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
clk => full1.CLK
clk => full0.CLK
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => data1[4].CLK
clk => data1[5].CLK
clk => data1[6].CLK
clk => data1[7].CLK
clk => data0[0].CLK
clk => data0[1].CLK
clk => data0[2].CLK
clk => data0[3].CLK
clk => data0[4].CLK
clk => data0[5].CLK
clk => data0[6].CLK
clk => data0[7].CLK
reset => full1.ACLR
reset => full0.ACLR
reset => data1[0].ACLR
reset => data1[1].ACLR
reset => data1[2].ACLR
reset => data1[3].ACLR
reset => data1[4].ACLR
reset => data1[5].ACLR
reset => data1[6].ACLR
reset => data1[7].ACLR
reset => data0[0].ACLR
reset => data0[1].ACLR
reset => data0[2].ACLR
reset => data0[3].ACLR
reset => data0[4].ACLR
reset => data0[5].ACLR
reset => data0[6].ACLR
reset => data0[7].ACLR
in_ready <= full0.DB_MAX_OUTPUT_PORT_TYPE
in_valid => full1.OUTPUTSELECT
in_valid => always1.IN0
in_valid => always1.IN0
in_data[0] => data1.DATAA
in_data[0] => data0[0].DATAIN
in_data[1] => data1.DATAA
in_data[1] => data0[1].DATAIN
in_data[2] => data1.DATAA
in_data[2] => data0[2].DATAIN
in_data[3] => data1.DATAA
in_data[3] => data0[3].DATAIN
in_data[4] => data1.DATAA
in_data[4] => data0[4].DATAIN
in_data[5] => data1.DATAA
in_data[5] => data0[5].DATAIN
in_data[6] => data1.DATAA
in_data[6] => data0[6].DATAIN
in_data[7] => data1.DATAA
in_data[7] => data0[7].DATAIN
out_ready => always0.IN1
out_ready => always1.IN1
out_ready => full0.OUTPUTSELECT
out_ready => always1.IN1
out_valid <= full1.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= data1[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= data1[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= data1[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= data1[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= data1[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= data1[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= data1[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= data1[7].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
sink_clk => sink_data_buffer[0].CLK
sink_clk => sink_data_buffer[1].CLK
sink_clk => sink_data_buffer[2].CLK
sink_clk => sink_data_buffer[3].CLK
sink_clk => sink_data_buffer[4].CLK
sink_clk => sink_data_buffer[5].CLK
sink_clk => sink_data_buffer[6].CLK
sink_clk => sink_data_buffer[7].CLK
sink_clk => sink_valid_buffer.CLK
sink_reset_n => sink_data_buffer[0].ACLR
sink_reset_n => sink_data_buffer[1].ACLR
sink_reset_n => sink_data_buffer[2].ACLR
sink_reset_n => sink_data_buffer[3].ACLR
sink_reset_n => sink_data_buffer[4].ACLR
sink_reset_n => sink_data_buffer[5].ACLR
sink_reset_n => sink_data_buffer[6].ACLR
sink_reset_n => sink_data_buffer[7].ACLR
sink_reset_n => sink_valid_buffer.ACLR
sink_valid => sink_valid_buffer.DATAIN
sink_valid => sink_data_buffer[7].ENA
sink_valid => sink_data_buffer[6].ENA
sink_valid => sink_data_buffer[5].ENA
sink_valid => sink_data_buffer[4].ENA
sink_valid => sink_data_buffer[3].ENA
sink_valid => sink_data_buffer[2].ENA
sink_valid => sink_data_buffer[1].ENA
sink_valid => sink_data_buffer[0].ENA
sink_data[0] => sink_data_buffer[0].DATAIN
sink_data[1] => sink_data_buffer[1].DATAIN
sink_data[2] => sink_data_buffer[2].DATAIN
sink_data[3] => sink_data_buffer[3].DATAIN
sink_data[4] => sink_data_buffer[4].DATAIN
sink_data[5] => sink_data_buffer[5].DATAIN
sink_data[6] => sink_data_buffer[6].DATAIN
sink_data[7] => sink_data_buffer[7].DATAIN
src_clk => src_clk.IN1
src_reset_n => src_reset_n.IN1
src_valid <= src_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
clk => clk.IN1
reset_n => reset_n.IN1
async_control_signal => async_control_signal.IN1
sense_pos_edge => sync_control_signal.OUTPUTSELECT
sync_control_signal <= sync_control_signal.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
clk => dreg[0].CLK
clk => dreg[1].CLK
clk => dreg[2].CLK
clk => dreg[3].CLK
clk => dreg[4].CLK
clk => dreg[5].CLK
clk => dreg[6].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => dreg[1].ACLR
reset_n => dreg[2].ACLR
reset_n => dreg[3].ACLR
reset_n => dreg[4].ACLR
reset_n => dreg[5].ACLR
reset_n => dreg[6].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|fyp_max10_tse_sys_master_0_timing_adt:timing_adt
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
out_ready => ~NO_FANOUT~
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_sc_fifo:fifo
clk => mem.we_a.CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => out_payload[0].CLK
clk => out_payload[1].CLK
clk => out_payload[2].CLK
clk => out_payload[3].CLK
clk => out_payload[4].CLK
clk => out_payload[5].CLK
clk => out_payload[6].CLK
clk => out_payload[7].CLK
clk => out_valid~reg0.CLK
clk => internal_out_valid.CLK
clk => full.CLK
clk => empty.CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
clk => rd_ptr[3].CLK
clk => rd_ptr[4].CLK
clk => rd_ptr[5].CLK
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => wr_ptr[3].CLK
clk => wr_ptr[4].CLK
clk => wr_ptr[5].CLK
clk => internal_out_payload[0].CLK
clk => internal_out_payload[1].CLK
clk => internal_out_payload[2].CLK
clk => internal_out_payload[3].CLK
clk => internal_out_payload[4].CLK
clk => internal_out_payload[5].CLK
clk => internal_out_payload[6].CLK
clk => internal_out_payload[7].CLK
clk => mem.CLK0
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => out_payload[0].ACLR
reset => out_payload[1].ACLR
reset => out_payload[2].ACLR
reset => out_payload[3].ACLR
reset => out_payload[4].ACLR
reset => out_payload[5].ACLR
reset => out_payload[6].ACLR
reset => out_payload[7].ACLR
reset => out_valid~reg0.ACLR
reset => internal_out_valid.ACLR
reset => full.ACLR
reset => empty.PRESET
reset => rd_ptr[0].ACLR
reset => rd_ptr[1].ACLR
reset => rd_ptr[2].ACLR
reset => rd_ptr[3].ACLR
reset => rd_ptr[4].ACLR
reset => rd_ptr[5].ACLR
reset => wr_ptr[0].ACLR
reset => wr_ptr[1].ACLR
reset => wr_ptr[2].ACLR
reset => wr_ptr[3].ACLR
reset => wr_ptr[4].ACLR
reset => wr_ptr[5].ACLR
in_data[0] => mem.data_a[0].DATAIN
in_data[0] => mem.DATAIN
in_data[1] => mem.data_a[1].DATAIN
in_data[1] => mem.DATAIN1
in_data[2] => mem.data_a[2].DATAIN
in_data[2] => mem.DATAIN2
in_data[3] => mem.data_a[3].DATAIN
in_data[3] => mem.DATAIN3
in_data[4] => mem.data_a[4].DATAIN
in_data[4] => mem.DATAIN4
in_data[5] => mem.data_a[5].DATAIN
in_data[5] => mem.DATAIN5
in_data[6] => mem.data_a[6].DATAIN
in_data[6] => mem.DATAIN6
in_data[7] => mem.data_a[7].DATAIN
in_data[7] => mem.DATAIN7
in_valid => write.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= full.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_payload[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_payload[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_payload[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_payload[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_payload[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_payload[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_payload[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_payload[7].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
clk => out_channel[0]~reg0.CLK
clk => out_channel[1]~reg0.CLK
clk => out_channel[2]~reg0.CLK
clk => out_channel[3]~reg0.CLK
clk => out_channel[4]~reg0.CLK
clk => out_channel[5]~reg0.CLK
clk => out_channel[6]~reg0.CLK
clk => out_channel[7]~reg0.CLK
clk => out_endofpacket~reg0.CLK
clk => out_startofpacket~reg0.CLK
clk => received_varchannel.CLK
clk => received_channel.CLK
clk => received_esc.CLK
reset_n => out_channel[0]~reg0.ACLR
reset_n => out_channel[1]~reg0.ACLR
reset_n => out_channel[2]~reg0.ACLR
reset_n => out_channel[3]~reg0.ACLR
reset_n => out_channel[4]~reg0.ACLR
reset_n => out_channel[5]~reg0.ACLR
reset_n => out_channel[6]~reg0.ACLR
reset_n => out_channel[7]~reg0.ACLR
reset_n => out_endofpacket~reg0.ACLR
reset_n => out_startofpacket~reg0.ACLR
reset_n => received_varchannel.ACLR
reset_n => received_channel.ACLR
reset_n => received_esc.ACLR
out_ready => always2.IN0
out_ready => always0.IN1
out_ready => always0.IN1
out_ready => in_ready.DATAIN
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= out_channel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[1] <= out_channel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[2] <= out_channel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[3] <= out_channel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[4] <= out_channel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[5] <= out_channel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[6] <= out_channel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_channel[7] <= out_channel[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.OUTPUTSELECT
in_valid => always2.IN1
in_data[0] => out_channel.DATAB
in_data[0] => out_channel.DATAB
in_data[0] => out_data[0].DATAIN
in_data[0] => Equal0.IN7
in_data[0] => Equal1.IN5
in_data[0] => Equal2.IN7
in_data[0] => Equal3.IN5
in_data[1] => out_channel.DATAB
in_data[1] => out_channel.DATAB
in_data[1] => out_data[1].DATAIN
in_data[1] => Equal0.IN4
in_data[1] => Equal1.IN4
in_data[1] => Equal2.IN6
in_data[1] => Equal3.IN7
in_data[2] => out_channel.DATAB
in_data[2] => out_channel.DATAB
in_data[2] => out_data[2].DATAIN
in_data[2] => Equal0.IN6
in_data[2] => Equal1.IN7
in_data[2] => Equal2.IN4
in_data[2] => Equal3.IN4
in_data[3] => out_channel.DATAB
in_data[3] => out_channel.DATAB
in_data[3] => out_data[3].DATAIN
in_data[3] => Equal0.IN3
in_data[3] => Equal1.IN3
in_data[3] => Equal2.IN3
in_data[3] => Equal3.IN3
in_data[4] => out_channel.DATAB
in_data[4] => out_channel.DATAB
in_data[4] => out_data[4].DATAIN
in_data[4] => Equal0.IN2
in_data[4] => Equal1.IN2
in_data[4] => Equal2.IN2
in_data[4] => Equal3.IN2
in_data[5] => data_out.DATAA
in_data[5] => Equal0.IN1
in_data[5] => Equal1.IN1
in_data[5] => Equal2.IN1
in_data[5] => Equal3.IN1
in_data[5] => data_out.DATAB
in_data[6] => out_channel.DATAB
in_data[6] => out_channel.DATAB
in_data[6] => out_data[6].DATAIN
in_data[6] => Equal0.IN0
in_data[6] => Equal1.IN0
in_data[6] => Equal2.IN0
in_data[6] => Equal3.IN0
in_data[7] => out_channel.DATAB
in_data[7] => out_data[7].DATAIN
in_data[7] => Equal0.IN5
in_data[7] => Equal1.IN6
in_data[7] => Equal2.IN5
in_data[7] => Equal3.IN6
in_data[7] => always0.IN1


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
clk => stored_channel[0].CLK
clk => stored_channel[1].CLK
clk => stored_channel[2].CLK
clk => stored_channel[3].CLK
clk => stored_channel[4].CLK
clk => stored_channel[5].CLK
clk => stored_channel[6].CLK
clk => stored_channel[7].CLK
clk => stored_channel[8].CLK
clk => channel_needs_esc.CLK
clk => out_valid~reg0.CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => sent_channel_char.CLK
clk => channel_escaped.CLK
clk => sent_channel.CLK
clk => sent_eop.CLK
clk => sent_sop.CLK
clk => sent_esc.CLK
reset_n => channel_needs_esc.ACLR
reset_n => out_valid~reg0.ACLR
reset_n => out_data[0]~reg0.ACLR
reset_n => out_data[1]~reg0.ACLR
reset_n => out_data[2]~reg0.ACLR
reset_n => out_data[3]~reg0.ACLR
reset_n => out_data[4]~reg0.ACLR
reset_n => out_data[5]~reg0.ACLR
reset_n => out_data[6]~reg0.ACLR
reset_n => out_data[7]~reg0.ACLR
reset_n => sent_channel_char.ACLR
reset_n => channel_escaped.ACLR
reset_n => sent_channel.ACLR
reset_n => sent_eop.ACLR
reset_n => sent_sop.ACLR
reset_n => sent_esc.ACLR
reset_n => stored_channel[0].PRESET
reset_n => stored_channel[1].PRESET
reset_n => stored_channel[2].PRESET
reset_n => stored_channel[3].PRESET
reset_n => stored_channel[4].PRESET
reset_n => stored_channel[5].PRESET
reset_n => stored_channel[6].PRESET
reset_n => stored_channel[7].PRESET
reset_n => stored_channel[8].ACLR
in_ready <= in_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => in_ready.IN1
in_data[0] => out_data.DATAA
in_data[0] => Equal0.IN7
in_data[0] => Equal1.IN5
in_data[0] => Equal2.IN7
in_data[0] => Equal3.IN5
in_data[1] => out_data.DATAA
in_data[1] => Equal0.IN4
in_data[1] => Equal1.IN4
in_data[1] => Equal2.IN6
in_data[1] => Equal3.IN7
in_data[2] => out_data.DATAA
in_data[2] => Equal0.IN6
in_data[2] => Equal1.IN7
in_data[2] => Equal2.IN4
in_data[2] => Equal3.IN4
in_data[3] => out_data.DATAA
in_data[3] => Equal0.IN3
in_data[3] => Equal1.IN3
in_data[3] => Equal2.IN3
in_data[3] => Equal3.IN3
in_data[4] => out_data.DATAA
in_data[4] => Equal0.IN2
in_data[4] => Equal1.IN2
in_data[4] => Equal2.IN2
in_data[4] => Equal3.IN2
in_data[5] => out_data.DATAA
in_data[5] => Equal0.IN1
in_data[5] => Equal1.IN1
in_data[5] => Equal2.IN1
in_data[5] => Equal3.IN1
in_data[5] => out_data.DATAB
in_data[6] => out_data.DATAA
in_data[6] => Equal0.IN0
in_data[6] => Equal1.IN0
in_data[6] => Equal2.IN0
in_data[6] => Equal3.IN0
in_data[7] => out_data.DATAA
in_data[7] => Equal0.IN5
in_data[7] => Equal1.IN6
in_data[7] => Equal2.IN5
in_data[7] => Equal3.IN6
in_channel[0] => Equal4.IN8
in_channel[0] => out_data.DATAB
in_channel[0] => Equal5.IN7
in_channel[0] => Equal6.IN5
in_channel[0] => Equal7.IN7
in_channel[0] => Equal8.IN5
in_channel[0] => stored_channel[0].DATAIN
in_channel[1] => Equal4.IN7
in_channel[1] => out_data.DATAB
in_channel[1] => Equal5.IN4
in_channel[1] => Equal6.IN4
in_channel[1] => Equal7.IN6
in_channel[1] => Equal8.IN7
in_channel[1] => stored_channel[1].DATAIN
in_channel[2] => Equal4.IN6
in_channel[2] => out_data.DATAB
in_channel[2] => Equal5.IN6
in_channel[2] => Equal6.IN7
in_channel[2] => Equal7.IN4
in_channel[2] => Equal8.IN4
in_channel[2] => stored_channel[2].DATAIN
in_channel[3] => Equal4.IN5
in_channel[3] => out_data.DATAB
in_channel[3] => Equal5.IN3
in_channel[3] => Equal6.IN3
in_channel[3] => Equal7.IN3
in_channel[3] => Equal8.IN3
in_channel[3] => stored_channel[3].DATAIN
in_channel[4] => Equal4.IN4
in_channel[4] => out_data.DATAB
in_channel[4] => Equal5.IN2
in_channel[4] => Equal6.IN2
in_channel[4] => Equal7.IN2
in_channel[4] => Equal8.IN2
in_channel[4] => stored_channel[4].DATAIN
in_channel[5] => Equal4.IN3
in_channel[5] => out_data.DATAA
in_channel[5] => Equal5.IN1
in_channel[5] => Equal6.IN1
in_channel[5] => Equal7.IN1
in_channel[5] => Equal8.IN1
in_channel[5] => out_data.DATAB
in_channel[5] => stored_channel[5].DATAIN
in_channel[6] => Equal4.IN2
in_channel[6] => out_data.DATAB
in_channel[6] => Equal5.IN0
in_channel[6] => Equal6.IN0
in_channel[6] => Equal7.IN0
in_channel[6] => Equal8.IN0
in_channel[6] => stored_channel[6].DATAIN
in_channel[7] => Equal4.IN1
in_channel[7] => out_data.DATAB
in_channel[7] => Equal5.IN5
in_channel[7] => Equal6.IN6
in_channel[7] => Equal7.IN5
in_channel[7] => Equal8.IN6
in_channel[7] => stored_channel[7].DATAIN
in_startofpacket => need_channel.IN1
in_startofpacket => always0.IN1
in_startofpacket => in_ready.IN1
in_endofpacket => always0.IN1
in_endofpacket => in_ready.IN1
out_ready => out_valid.OUTPUTSELECT
out_ready => in_ready.IN1
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto
clk => clk.IN1
reset_n => reset_n.IN1
in_ready <= packets_to_master:p2m.in_ready
in_valid => in_valid.IN1
in_data[0] => in_data[0].IN1
in_data[1] => in_data[1].IN1
in_data[2] => in_data[2].IN1
in_data[3] => in_data[3].IN1
in_data[4] => in_data[4].IN1
in_data[5] => in_data[5].IN1
in_data[6] => in_data[6].IN1
in_data[7] => in_data[7].IN1
in_startofpacket => in_startofpacket.IN1
in_endofpacket => in_endofpacket.IN1
out_ready => out_ready.IN1
out_valid <= packets_to_master:p2m.out_valid
out_data[0] <= packets_to_master:p2m.out_data
out_data[1] <= packets_to_master:p2m.out_data
out_data[2] <= packets_to_master:p2m.out_data
out_data[3] <= packets_to_master:p2m.out_data
out_data[4] <= packets_to_master:p2m.out_data
out_data[5] <= packets_to_master:p2m.out_data
out_data[6] <= packets_to_master:p2m.out_data
out_data[7] <= packets_to_master:p2m.out_data
out_startofpacket <= packets_to_master:p2m.out_startofpacket
out_endofpacket <= packets_to_master:p2m.out_endofpacket
address[0] <= packets_to_master:p2m.address
address[1] <= packets_to_master:p2m.address
address[2] <= packets_to_master:p2m.address
address[3] <= packets_to_master:p2m.address
address[4] <= packets_to_master:p2m.address
address[5] <= packets_to_master:p2m.address
address[6] <= packets_to_master:p2m.address
address[7] <= packets_to_master:p2m.address
address[8] <= packets_to_master:p2m.address
address[9] <= packets_to_master:p2m.address
address[10] <= packets_to_master:p2m.address
address[11] <= packets_to_master:p2m.address
address[12] <= packets_to_master:p2m.address
address[13] <= packets_to_master:p2m.address
address[14] <= packets_to_master:p2m.address
address[15] <= packets_to_master:p2m.address
address[16] <= packets_to_master:p2m.address
address[17] <= packets_to_master:p2m.address
address[18] <= packets_to_master:p2m.address
address[19] <= packets_to_master:p2m.address
address[20] <= packets_to_master:p2m.address
address[21] <= packets_to_master:p2m.address
address[22] <= packets_to_master:p2m.address
address[23] <= packets_to_master:p2m.address
address[24] <= packets_to_master:p2m.address
address[25] <= packets_to_master:p2m.address
address[26] <= packets_to_master:p2m.address
address[27] <= packets_to_master:p2m.address
address[28] <= packets_to_master:p2m.address
address[29] <= packets_to_master:p2m.address
address[30] <= packets_to_master:p2m.address
address[31] <= packets_to_master:p2m.address
readdata[0] => readdata[0].IN1
readdata[1] => readdata[1].IN1
readdata[2] => readdata[2].IN1
readdata[3] => readdata[3].IN1
readdata[4] => readdata[4].IN1
readdata[5] => readdata[5].IN1
readdata[6] => readdata[6].IN1
readdata[7] => readdata[7].IN1
readdata[8] => readdata[8].IN1
readdata[9] => readdata[9].IN1
readdata[10] => readdata[10].IN1
readdata[11] => readdata[11].IN1
readdata[12] => readdata[12].IN1
readdata[13] => readdata[13].IN1
readdata[14] => readdata[14].IN1
readdata[15] => readdata[15].IN1
readdata[16] => readdata[16].IN1
readdata[17] => readdata[17].IN1
readdata[18] => readdata[18].IN1
readdata[19] => readdata[19].IN1
readdata[20] => readdata[20].IN1
readdata[21] => readdata[21].IN1
readdata[22] => readdata[22].IN1
readdata[23] => readdata[23].IN1
readdata[24] => readdata[24].IN1
readdata[25] => readdata[25].IN1
readdata[26] => readdata[26].IN1
readdata[27] => readdata[27].IN1
readdata[28] => readdata[28].IN1
readdata[29] => readdata[29].IN1
readdata[30] => readdata[30].IN1
readdata[31] => readdata[31].IN1
read <= packets_to_master:p2m.read
write <= packets_to_master:p2m.write
byteenable[0] <= packets_to_master:p2m.byteenable
byteenable[1] <= packets_to_master:p2m.byteenable
byteenable[2] <= packets_to_master:p2m.byteenable
byteenable[3] <= packets_to_master:p2m.byteenable
writedata[0] <= packets_to_master:p2m.writedata
writedata[1] <= packets_to_master:p2m.writedata
writedata[2] <= packets_to_master:p2m.writedata
writedata[3] <= packets_to_master:p2m.writedata
writedata[4] <= packets_to_master:p2m.writedata
writedata[5] <= packets_to_master:p2m.writedata
writedata[6] <= packets_to_master:p2m.writedata
writedata[7] <= packets_to_master:p2m.writedata
writedata[8] <= packets_to_master:p2m.writedata
writedata[9] <= packets_to_master:p2m.writedata
writedata[10] <= packets_to_master:p2m.writedata
writedata[11] <= packets_to_master:p2m.writedata
writedata[12] <= packets_to_master:p2m.writedata
writedata[13] <= packets_to_master:p2m.writedata
writedata[14] <= packets_to_master:p2m.writedata
writedata[15] <= packets_to_master:p2m.writedata
writedata[16] <= packets_to_master:p2m.writedata
writedata[17] <= packets_to_master:p2m.writedata
writedata[18] <= packets_to_master:p2m.writedata
writedata[19] <= packets_to_master:p2m.writedata
writedata[20] <= packets_to_master:p2m.writedata
writedata[21] <= packets_to_master:p2m.writedata
writedata[22] <= packets_to_master:p2m.writedata
writedata[23] <= packets_to_master:p2m.writedata
writedata[24] <= packets_to_master:p2m.writedata
writedata[25] <= packets_to_master:p2m.writedata
writedata[26] <= packets_to_master:p2m.writedata
writedata[27] <= packets_to_master:p2m.writedata
writedata[28] <= packets_to_master:p2m.writedata
writedata[29] <= packets_to_master:p2m.writedata
writedata[30] <= packets_to_master:p2m.writedata
writedata[31] <= packets_to_master:p2m.writedata
waitrequest => waitrequest.IN1
readdatavalid => readdatavalid.IN1


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
clk => unshifted_byteenable[0].CLK
clk => unshifted_byteenable[1].CLK
clk => unshifted_byteenable[2].CLK
clk => unshifted_byteenable[3].CLK
clk => read_data_buffer[0].CLK
clk => read_data_buffer[1].CLK
clk => read_data_buffer[2].CLK
clk => read_data_buffer[3].CLK
clk => read_data_buffer[4].CLK
clk => read_data_buffer[5].CLK
clk => read_data_buffer[6].CLK
clk => read_data_buffer[7].CLK
clk => read_data_buffer[8].CLK
clk => read_data_buffer[9].CLK
clk => read_data_buffer[10].CLK
clk => read_data_buffer[11].CLK
clk => read_data_buffer[12].CLK
clk => read_data_buffer[13].CLK
clk => read_data_buffer[14].CLK
clk => read_data_buffer[15].CLK
clk => read_data_buffer[16].CLK
clk => read_data_buffer[17].CLK
clk => read_data_buffer[18].CLK
clk => read_data_buffer[19].CLK
clk => read_data_buffer[20].CLK
clk => read_data_buffer[21].CLK
clk => read_data_buffer[22].CLK
clk => read_data_buffer[23].CLK
clk => current_byte[0].CLK
clk => current_byte[1].CLK
clk => last_trans.CLK
clk => first_trans.CLK
clk => command[0].CLK
clk => command[1].CLK
clk => command[2].CLK
clk => command[3].CLK
clk => command[4].CLK
clk => command[5].CLK
clk => command[6].CLK
clk => command[7].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => address[8]~reg0.CLK
clk => address[9]~reg0.CLK
clk => address[10]~reg0.CLK
clk => address[11]~reg0.CLK
clk => address[12]~reg0.CLK
clk => address[13]~reg0.CLK
clk => address[14]~reg0.CLK
clk => address[15]~reg0.CLK
clk => address[16]~reg0.CLK
clk => address[17]~reg0.CLK
clk => address[18]~reg0.CLK
clk => address[19]~reg0.CLK
clk => address[20]~reg0.CLK
clk => address[21]~reg0.CLK
clk => address[22]~reg0.CLK
clk => address[23]~reg0.CLK
clk => address[24]~reg0.CLK
clk => address[25]~reg0.CLK
clk => address[26]~reg0.CLK
clk => address[27]~reg0.CLK
clk => address[28]~reg0.CLK
clk => address[29]~reg0.CLK
clk => address[30]~reg0.CLK
clk => address[31]~reg0.CLK
clk => writedata[0]~reg0.CLK
clk => writedata[1]~reg0.CLK
clk => writedata[2]~reg0.CLK
clk => writedata[3]~reg0.CLK
clk => writedata[4]~reg0.CLK
clk => writedata[5]~reg0.CLK
clk => writedata[6]~reg0.CLK
clk => writedata[7]~reg0.CLK
clk => writedata[8]~reg0.CLK
clk => writedata[9]~reg0.CLK
clk => writedata[10]~reg0.CLK
clk => writedata[11]~reg0.CLK
clk => writedata[12]~reg0.CLK
clk => writedata[13]~reg0.CLK
clk => writedata[14]~reg0.CLK
clk => writedata[15]~reg0.CLK
clk => writedata[16]~reg0.CLK
clk => writedata[17]~reg0.CLK
clk => writedata[18]~reg0.CLK
clk => writedata[19]~reg0.CLK
clk => writedata[20]~reg0.CLK
clk => writedata[21]~reg0.CLK
clk => writedata[22]~reg0.CLK
clk => writedata[23]~reg0.CLK
clk => writedata[24]~reg0.CLK
clk => writedata[25]~reg0.CLK
clk => writedata[26]~reg0.CLK
clk => writedata[27]~reg0.CLK
clk => writedata[28]~reg0.CLK
clk => writedata[29]~reg0.CLK
clk => writedata[30]~reg0.CLK
clk => writedata[31]~reg0.CLK
clk => byteenable[0]~reg0.CLK
clk => byteenable[1]~reg0.CLK
clk => byteenable[2]~reg0.CLK
clk => byteenable[3]~reg0.CLK
clk => write~reg0.CLK
clk => read~reg0.CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => out_valid~reg0.CLK
clk => out_endofpacket~reg0.CLK
clk => out_startofpacket~reg0.CLK
clk => in_ready_0.CLK
clk => state~17.DATAIN
reset_n => unshifted_byteenable[0].ACLR
reset_n => unshifted_byteenable[1].ACLR
reset_n => unshifted_byteenable[2].ACLR
reset_n => unshifted_byteenable[3].ACLR
reset_n => read_data_buffer[0].ACLR
reset_n => read_data_buffer[1].ACLR
reset_n => read_data_buffer[2].ACLR
reset_n => read_data_buffer[3].ACLR
reset_n => read_data_buffer[4].ACLR
reset_n => read_data_buffer[5].ACLR
reset_n => read_data_buffer[6].ACLR
reset_n => read_data_buffer[7].ACLR
reset_n => read_data_buffer[8].ACLR
reset_n => read_data_buffer[9].ACLR
reset_n => read_data_buffer[10].ACLR
reset_n => read_data_buffer[11].ACLR
reset_n => read_data_buffer[12].ACLR
reset_n => read_data_buffer[13].ACLR
reset_n => read_data_buffer[14].ACLR
reset_n => read_data_buffer[15].ACLR
reset_n => read_data_buffer[16].ACLR
reset_n => read_data_buffer[17].ACLR
reset_n => read_data_buffer[18].ACLR
reset_n => read_data_buffer[19].ACLR
reset_n => read_data_buffer[20].ACLR
reset_n => read_data_buffer[21].ACLR
reset_n => read_data_buffer[22].ACLR
reset_n => read_data_buffer[23].ACLR
reset_n => current_byte[0].ACLR
reset_n => current_byte[1].ACLR
reset_n => last_trans.ACLR
reset_n => first_trans.ACLR
reset_n => command[0].ACLR
reset_n => command[1].ACLR
reset_n => command[2].ACLR
reset_n => command[3].ACLR
reset_n => command[4].ACLR
reset_n => command[5].ACLR
reset_n => command[6].ACLR
reset_n => command[7].ACLR
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
reset_n => counter[2].ACLR
reset_n => counter[3].ACLR
reset_n => counter[4].ACLR
reset_n => counter[5].ACLR
reset_n => counter[6].ACLR
reset_n => counter[7].ACLR
reset_n => counter[8].ACLR
reset_n => counter[9].ACLR
reset_n => counter[10].ACLR
reset_n => counter[11].ACLR
reset_n => counter[12].ACLR
reset_n => counter[13].ACLR
reset_n => counter[14].ACLR
reset_n => counter[15].ACLR
reset_n => address[0]~reg0.ACLR
reset_n => address[1]~reg0.ACLR
reset_n => address[2]~reg0.ACLR
reset_n => address[3]~reg0.ACLR
reset_n => address[4]~reg0.ACLR
reset_n => address[5]~reg0.ACLR
reset_n => address[6]~reg0.ACLR
reset_n => address[7]~reg0.ACLR
reset_n => address[8]~reg0.ACLR
reset_n => address[9]~reg0.ACLR
reset_n => address[10]~reg0.ACLR
reset_n => address[11]~reg0.ACLR
reset_n => address[12]~reg0.ACLR
reset_n => address[13]~reg0.ACLR
reset_n => address[14]~reg0.ACLR
reset_n => address[15]~reg0.ACLR
reset_n => address[16]~reg0.ACLR
reset_n => address[17]~reg0.ACLR
reset_n => address[18]~reg0.ACLR
reset_n => address[19]~reg0.ACLR
reset_n => address[20]~reg0.ACLR
reset_n => address[21]~reg0.ACLR
reset_n => address[22]~reg0.ACLR
reset_n => address[23]~reg0.ACLR
reset_n => address[24]~reg0.ACLR
reset_n => address[25]~reg0.ACLR
reset_n => address[26]~reg0.ACLR
reset_n => address[27]~reg0.ACLR
reset_n => address[28]~reg0.ACLR
reset_n => address[29]~reg0.ACLR
reset_n => address[30]~reg0.ACLR
reset_n => address[31]~reg0.ACLR
reset_n => writedata[0]~reg0.ACLR
reset_n => writedata[1]~reg0.ACLR
reset_n => writedata[2]~reg0.ACLR
reset_n => writedata[3]~reg0.ACLR
reset_n => writedata[4]~reg0.ACLR
reset_n => writedata[5]~reg0.ACLR
reset_n => writedata[6]~reg0.ACLR
reset_n => writedata[7]~reg0.ACLR
reset_n => writedata[8]~reg0.ACLR
reset_n => writedata[9]~reg0.ACLR
reset_n => writedata[10]~reg0.ACLR
reset_n => writedata[11]~reg0.ACLR
reset_n => writedata[12]~reg0.ACLR
reset_n => writedata[13]~reg0.ACLR
reset_n => writedata[14]~reg0.ACLR
reset_n => writedata[15]~reg0.ACLR
reset_n => writedata[16]~reg0.ACLR
reset_n => writedata[17]~reg0.ACLR
reset_n => writedata[18]~reg0.ACLR
reset_n => writedata[19]~reg0.ACLR
reset_n => writedata[20]~reg0.ACLR
reset_n => writedata[21]~reg0.ACLR
reset_n => writedata[22]~reg0.ACLR
reset_n => writedata[23]~reg0.ACLR
reset_n => writedata[24]~reg0.ACLR
reset_n => writedata[25]~reg0.ACLR
reset_n => writedata[26]~reg0.ACLR
reset_n => writedata[27]~reg0.ACLR
reset_n => writedata[28]~reg0.ACLR
reset_n => writedata[29]~reg0.ACLR
reset_n => writedata[30]~reg0.ACLR
reset_n => writedata[31]~reg0.ACLR
reset_n => byteenable[0]~reg0.ACLR
reset_n => byteenable[1]~reg0.ACLR
reset_n => byteenable[2]~reg0.ACLR
reset_n => byteenable[3]~reg0.ACLR
reset_n => write~reg0.ACLR
reset_n => read~reg0.ACLR
reset_n => out_data[0]~reg0.ACLR
reset_n => out_data[1]~reg0.ACLR
reset_n => out_data[2]~reg0.ACLR
reset_n => out_data[3]~reg0.ACLR
reset_n => out_data[4]~reg0.ACLR
reset_n => out_data[5]~reg0.ACLR
reset_n => out_data[6]~reg0.ACLR
reset_n => out_data[7]~reg0.ACLR
reset_n => out_valid~reg0.ACLR
reset_n => out_endofpacket~reg0.ACLR
reset_n => out_startofpacket~reg0.ACLR
reset_n => in_ready_0.ACLR
reset_n => state~19.DATAIN
in_ready <= in_ready_0.DB_MAX_OUTPUT_PORT_TYPE
in_valid => enable.IN1
in_data[0] => counter.DATAB
in_data[0] => current_byte.DATAB
in_data[0] => current_byte.DATAB
in_data[0] => current_byte.DATAA
in_data[0] => writedata.DATAB
in_data[0] => writedata.DATAB
in_data[0] => writedata.DATAB
in_data[0] => writedata.DATAB
in_data[0] => Selector47.IN3
in_data[0] => Selector55.IN3
in_data[0] => Selector63.IN3
in_data[0] => command[0].DATAIN
in_data[1] => counter.DATAB
in_data[1] => current_byte.DATAB
in_data[1] => current_byte.DATAB
in_data[1] => current_byte.DATAA
in_data[1] => writedata.DATAB
in_data[1] => writedata.DATAB
in_data[1] => writedata.DATAB
in_data[1] => writedata.DATAB
in_data[1] => Selector46.IN3
in_data[1] => Selector54.IN3
in_data[1] => Selector62.IN3
in_data[1] => command[1].DATAIN
in_data[2] => counter.DATAB
in_data[2] => writedata.DATAB
in_data[2] => writedata.DATAB
in_data[2] => writedata.DATAB
in_data[2] => writedata.DATAB
in_data[2] => Selector45.IN3
in_data[2] => Selector53.IN3
in_data[2] => Selector61.IN3
in_data[2] => Selector69.IN3
in_data[2] => command[2].DATAIN
in_data[3] => counter.DATAB
in_data[3] => writedata.DATAB
in_data[3] => writedata.DATAB
in_data[3] => writedata.DATAB
in_data[3] => writedata.DATAB
in_data[3] => Selector44.IN3
in_data[3] => Selector52.IN3
in_data[3] => Selector60.IN3
in_data[3] => Selector68.IN3
in_data[3] => command[3].DATAIN
in_data[4] => counter.DATAB
in_data[4] => writedata.DATAB
in_data[4] => writedata.DATAB
in_data[4] => writedata.DATAB
in_data[4] => writedata.DATAB
in_data[4] => Selector43.IN3
in_data[4] => Selector51.IN3
in_data[4] => Selector59.IN3
in_data[4] => Selector67.IN3
in_data[4] => command[4].DATAIN
in_data[5] => counter.DATAB
in_data[5] => writedata.DATAB
in_data[5] => writedata.DATAB
in_data[5] => writedata.DATAB
in_data[5] => writedata.DATAB
in_data[5] => Selector42.IN3
in_data[5] => Selector50.IN3
in_data[5] => Selector58.IN3
in_data[5] => Selector66.IN3
in_data[5] => command[5].DATAIN
in_data[6] => counter.DATAB
in_data[6] => writedata.DATAB
in_data[6] => writedata.DATAB
in_data[6] => writedata.DATAB
in_data[6] => writedata.DATAB
in_data[6] => Selector41.IN3
in_data[6] => Selector49.IN3
in_data[6] => Selector57.IN3
in_data[6] => Selector65.IN3
in_data[6] => command[6].DATAIN
in_data[7] => counter.DATAB
in_data[7] => writedata.DATAB
in_data[7] => writedata.DATAB
in_data[7] => writedata.DATAB
in_data[7] => writedata.DATAB
in_data[7] => Selector40.IN3
in_data[7] => Selector48.IN3
in_data[7] => Selector56.IN3
in_data[7] => Selector64.IN3
in_data[7] => command[7].DATAIN
in_startofpacket => always1.IN1
in_endofpacket => always1.IN1
in_endofpacket => last_trans.OUTPUTSELECT
out_ready => out_startofpacket.OUTPUTSELECT
out_ready => out_endofpacket.OUTPUTSELECT
out_ready => out_valid.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => out_data.OUTPUTSELECT
out_ready => current_byte.OUTPUTSELECT
out_ready => current_byte.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => out_valid.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => counter.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => state.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => address.OUTPUTSELECT
out_ready => out_endofpacket.OUTPUTSELECT
out_ready => Selector0.IN6
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= out_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= out_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[16] <= address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[17] <= address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[18] <= address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[19] <= address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[20] <= address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[21] <= address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[22] <= address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[23] <= address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[24] <= address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[25] <= address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[26] <= address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[27] <= address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[28] <= address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[29] <= address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[30] <= address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[31] <= address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] => Selector80.IN7
readdata[1] => Selector79.IN7
readdata[2] => Selector78.IN7
readdata[3] => Selector77.IN7
readdata[4] => Selector76.IN7
readdata[5] => Selector75.IN7
readdata[6] => Selector74.IN7
readdata[7] => Selector73.IN7
readdata[8] => read_data_buffer[0].DATAIN
readdata[9] => read_data_buffer[1].DATAIN
readdata[10] => read_data_buffer[2].DATAIN
readdata[11] => read_data_buffer[3].DATAIN
readdata[12] => read_data_buffer[4].DATAIN
readdata[13] => read_data_buffer[5].DATAIN
readdata[14] => read_data_buffer[6].DATAIN
readdata[15] => read_data_buffer[7].DATAIN
readdata[16] => read_data_buffer[8].DATAIN
readdata[17] => read_data_buffer[9].DATAIN
readdata[18] => read_data_buffer[10].DATAIN
readdata[19] => read_data_buffer[11].DATAIN
readdata[20] => read_data_buffer[12].DATAIN
readdata[21] => read_data_buffer[13].DATAIN
readdata[22] => read_data_buffer[14].DATAIN
readdata[23] => read_data_buffer[15].DATAIN
readdata[24] => read_data_buffer[16].DATAIN
readdata[25] => read_data_buffer[17].DATAIN
readdata[26] => read_data_buffer[18].DATAIN
readdata[27] => read_data_buffer[19].DATAIN
readdata[28] => read_data_buffer[20].DATAIN
readdata[29] => read_data_buffer[21].DATAIN
readdata[30] => read_data_buffer[22].DATAIN
readdata[31] => read_data_buffer[23].DATAIN
read <= read~reg0.DB_MAX_OUTPUT_PORT_TYPE
write <= write~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenable[0] <= byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenable[1] <= byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenable[2] <= byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byteenable[3] <= byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[0] <= writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[1] <= writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[2] <= writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[3] <= writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[4] <= writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[5] <= writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[6] <= writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[7] <= writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[8] <= writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[9] <= writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[10] <= writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[11] <= writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[12] <= writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[13] <= writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[14] <= writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[15] <= writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[16] <= writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[17] <= writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[18] <= writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[19] <= writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[20] <= writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[21] <= writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[22] <= writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[23] <= writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[24] <= writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[25] <= writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[26] <= writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[27] <= writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[28] <= writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[29] <= writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[30] <= writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writedata[31] <= writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waitrequest => Selector81.IN3
waitrequest => read.DATAA
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => in_ready_0.OUTPUTSELECT
waitrequest => byteenable.OUTPUTSELECT
waitrequest => byteenable.OUTPUTSELECT
waitrequest => byteenable.OUTPUTSELECT
waitrequest => byteenable.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => address.OUTPUTSELECT
waitrequest => out_startofpacket.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_data.OUTPUTSELECT
waitrequest => out_valid.OUTPUTSELECT
waitrequest => current_byte.OUTPUTSELECT
waitrequest => current_byte.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
waitrequest => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => read.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT
readdatavalid => state.OUTPUTSELECT


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|fyp_max10_tse_sys_master_0_b2p_adapter:b2p_adapter
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAA
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_channel[0] => LessThan0.IN16
in_channel[1] => LessThan0.IN15
in_channel[2] => LessThan0.IN14
in_channel[3] => LessThan0.IN13
in_channel[4] => LessThan0.IN12
in_channel[5] => LessThan0.IN11
in_channel[6] => LessThan0.IN10
in_channel[7] => LessThan0.IN9
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_ready => in_ready.DATAIN
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|fyp_max10_tse_sys_master_0_p2b_adapter:p2b_adapter
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_startofpacket => out_startofpacket.DATAIN
in_endofpacket => out_endofpacket.DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= <GND>
out_channel[1] <= <GND>
out_channel[2] <= <GND>
out_channel[3] <= <GND>
out_channel[4] <= <GND>
out_channel[5] <= <GND>
out_channel[6] <= <GND>
out_channel[7] <= <GND>
out_startofpacket <= in_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0
clk_125_clk_clk => clk_125_clk_clk.IN2
eth_tse_0_reset_connection_reset_bridge_in_reset_reset => eth_tse_0_reset_connection_reset_bridge_in_reset_reset.IN2
master_0_clk_reset_reset_bridge_in_reset_reset => ~NO_FANOUT~
master_0_master_address[0] => master_0_master_address[0].IN1
master_0_master_address[1] => master_0_master_address[1].IN1
master_0_master_address[2] => master_0_master_address[2].IN1
master_0_master_address[3] => master_0_master_address[3].IN1
master_0_master_address[4] => master_0_master_address[4].IN1
master_0_master_address[5] => master_0_master_address[5].IN1
master_0_master_address[6] => master_0_master_address[6].IN1
master_0_master_address[7] => master_0_master_address[7].IN1
master_0_master_address[8] => master_0_master_address[8].IN1
master_0_master_address[9] => master_0_master_address[9].IN1
master_0_master_address[10] => master_0_master_address[10].IN1
master_0_master_address[11] => master_0_master_address[11].IN1
master_0_master_address[12] => master_0_master_address[12].IN1
master_0_master_address[13] => master_0_master_address[13].IN1
master_0_master_address[14] => master_0_master_address[14].IN1
master_0_master_address[15] => master_0_master_address[15].IN1
master_0_master_address[16] => master_0_master_address[16].IN1
master_0_master_address[17] => master_0_master_address[17].IN1
master_0_master_address[18] => master_0_master_address[18].IN1
master_0_master_address[19] => master_0_master_address[19].IN1
master_0_master_address[20] => master_0_master_address[20].IN1
master_0_master_address[21] => master_0_master_address[21].IN1
master_0_master_address[22] => master_0_master_address[22].IN1
master_0_master_address[23] => master_0_master_address[23].IN1
master_0_master_address[24] => master_0_master_address[24].IN1
master_0_master_address[25] => master_0_master_address[25].IN1
master_0_master_address[26] => master_0_master_address[26].IN1
master_0_master_address[27] => master_0_master_address[27].IN1
master_0_master_address[28] => master_0_master_address[28].IN1
master_0_master_address[29] => master_0_master_address[29].IN1
master_0_master_address[30] => master_0_master_address[30].IN1
master_0_master_address[31] => master_0_master_address[31].IN1
master_0_master_waitrequest <= altera_merlin_master_translator:master_0_master_translator.av_waitrequest
master_0_master_byteenable[0] => master_0_master_byteenable[0].IN1
master_0_master_byteenable[1] => master_0_master_byteenable[1].IN1
master_0_master_byteenable[2] => master_0_master_byteenable[2].IN1
master_0_master_byteenable[3] => master_0_master_byteenable[3].IN1
master_0_master_read => master_0_master_read.IN1
master_0_master_readdata[0] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[1] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[2] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[3] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[4] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[5] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[6] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[7] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[8] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[9] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[10] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[11] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[12] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[13] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[14] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[15] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[16] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[17] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[18] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[19] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[20] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[21] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[22] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[23] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[24] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[25] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[26] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[27] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[28] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[29] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[30] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdata[31] <= altera_merlin_master_translator:master_0_master_translator.av_readdata
master_0_master_readdatavalid <= altera_merlin_master_translator:master_0_master_translator.av_readdatavalid
master_0_master_write => master_0_master_write.IN1
master_0_master_writedata[0] => master_0_master_writedata[0].IN1
master_0_master_writedata[1] => master_0_master_writedata[1].IN1
master_0_master_writedata[2] => master_0_master_writedata[2].IN1
master_0_master_writedata[3] => master_0_master_writedata[3].IN1
master_0_master_writedata[4] => master_0_master_writedata[4].IN1
master_0_master_writedata[5] => master_0_master_writedata[5].IN1
master_0_master_writedata[6] => master_0_master_writedata[6].IN1
master_0_master_writedata[7] => master_0_master_writedata[7].IN1
master_0_master_writedata[8] => master_0_master_writedata[8].IN1
master_0_master_writedata[9] => master_0_master_writedata[9].IN1
master_0_master_writedata[10] => master_0_master_writedata[10].IN1
master_0_master_writedata[11] => master_0_master_writedata[11].IN1
master_0_master_writedata[12] => master_0_master_writedata[12].IN1
master_0_master_writedata[13] => master_0_master_writedata[13].IN1
master_0_master_writedata[14] => master_0_master_writedata[14].IN1
master_0_master_writedata[15] => master_0_master_writedata[15].IN1
master_0_master_writedata[16] => master_0_master_writedata[16].IN1
master_0_master_writedata[17] => master_0_master_writedata[17].IN1
master_0_master_writedata[18] => master_0_master_writedata[18].IN1
master_0_master_writedata[19] => master_0_master_writedata[19].IN1
master_0_master_writedata[20] => master_0_master_writedata[20].IN1
master_0_master_writedata[21] => master_0_master_writedata[21].IN1
master_0_master_writedata[22] => master_0_master_writedata[22].IN1
master_0_master_writedata[23] => master_0_master_writedata[23].IN1
master_0_master_writedata[24] => master_0_master_writedata[24].IN1
master_0_master_writedata[25] => master_0_master_writedata[25].IN1
master_0_master_writedata[26] => master_0_master_writedata[26].IN1
master_0_master_writedata[27] => master_0_master_writedata[27].IN1
master_0_master_writedata[28] => master_0_master_writedata[28].IN1
master_0_master_writedata[29] => master_0_master_writedata[29].IN1
master_0_master_writedata[30] => master_0_master_writedata[30].IN1
master_0_master_writedata[31] => master_0_master_writedata[31].IN1
eth_tse_0_control_port_address[0] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_address
eth_tse_0_control_port_address[1] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_address
eth_tse_0_control_port_address[2] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_address
eth_tse_0_control_port_address[3] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_address
eth_tse_0_control_port_address[4] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_address
eth_tse_0_control_port_address[5] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_address
eth_tse_0_control_port_address[6] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_address
eth_tse_0_control_port_address[7] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_address
eth_tse_0_control_port_write <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_write
eth_tse_0_control_port_read <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_read
eth_tse_0_control_port_readdata[0] => eth_tse_0_control_port_readdata[0].IN1
eth_tse_0_control_port_readdata[1] => eth_tse_0_control_port_readdata[1].IN1
eth_tse_0_control_port_readdata[2] => eth_tse_0_control_port_readdata[2].IN1
eth_tse_0_control_port_readdata[3] => eth_tse_0_control_port_readdata[3].IN1
eth_tse_0_control_port_readdata[4] => eth_tse_0_control_port_readdata[4].IN1
eth_tse_0_control_port_readdata[5] => eth_tse_0_control_port_readdata[5].IN1
eth_tse_0_control_port_readdata[6] => eth_tse_0_control_port_readdata[6].IN1
eth_tse_0_control_port_readdata[7] => eth_tse_0_control_port_readdata[7].IN1
eth_tse_0_control_port_readdata[8] => eth_tse_0_control_port_readdata[8].IN1
eth_tse_0_control_port_readdata[9] => eth_tse_0_control_port_readdata[9].IN1
eth_tse_0_control_port_readdata[10] => eth_tse_0_control_port_readdata[10].IN1
eth_tse_0_control_port_readdata[11] => eth_tse_0_control_port_readdata[11].IN1
eth_tse_0_control_port_readdata[12] => eth_tse_0_control_port_readdata[12].IN1
eth_tse_0_control_port_readdata[13] => eth_tse_0_control_port_readdata[13].IN1
eth_tse_0_control_port_readdata[14] => eth_tse_0_control_port_readdata[14].IN1
eth_tse_0_control_port_readdata[15] => eth_tse_0_control_port_readdata[15].IN1
eth_tse_0_control_port_readdata[16] => eth_tse_0_control_port_readdata[16].IN1
eth_tse_0_control_port_readdata[17] => eth_tse_0_control_port_readdata[17].IN1
eth_tse_0_control_port_readdata[18] => eth_tse_0_control_port_readdata[18].IN1
eth_tse_0_control_port_readdata[19] => eth_tse_0_control_port_readdata[19].IN1
eth_tse_0_control_port_readdata[20] => eth_tse_0_control_port_readdata[20].IN1
eth_tse_0_control_port_readdata[21] => eth_tse_0_control_port_readdata[21].IN1
eth_tse_0_control_port_readdata[22] => eth_tse_0_control_port_readdata[22].IN1
eth_tse_0_control_port_readdata[23] => eth_tse_0_control_port_readdata[23].IN1
eth_tse_0_control_port_readdata[24] => eth_tse_0_control_port_readdata[24].IN1
eth_tse_0_control_port_readdata[25] => eth_tse_0_control_port_readdata[25].IN1
eth_tse_0_control_port_readdata[26] => eth_tse_0_control_port_readdata[26].IN1
eth_tse_0_control_port_readdata[27] => eth_tse_0_control_port_readdata[27].IN1
eth_tse_0_control_port_readdata[28] => eth_tse_0_control_port_readdata[28].IN1
eth_tse_0_control_port_readdata[29] => eth_tse_0_control_port_readdata[29].IN1
eth_tse_0_control_port_readdata[30] => eth_tse_0_control_port_readdata[30].IN1
eth_tse_0_control_port_readdata[31] => eth_tse_0_control_port_readdata[31].IN1
eth_tse_0_control_port_writedata[0] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[1] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[2] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[3] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[4] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[5] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[6] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[7] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[8] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[9] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[10] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[11] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[12] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[13] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[14] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[15] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[16] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[17] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[18] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[19] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[20] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[21] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[22] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[23] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[24] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[25] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[26] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[27] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[28] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[29] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[30] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_writedata[31] <= altera_merlin_slave_translator:eth_tse_0_control_port_translator.av_writedata
eth_tse_0_control_port_waitrequest => eth_tse_0_control_port_waitrequest.IN1


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= av_address[22].DB_MAX_OUTPUT_PORT_TYPE
uav_address[23] <= av_address[23].DB_MAX_OUTPUT_PORT_TYPE
uav_address[24] <= av_address[24].DB_MAX_OUTPUT_PORT_TYPE
uav_address[25] <= av_address[25].DB_MAX_OUTPUT_PORT_TYPE
uav_address[26] <= av_address[26].DB_MAX_OUTPUT_PORT_TYPE
uav_address[27] <= av_address[27].DB_MAX_OUTPUT_PORT_TYPE
uav_address[28] <= av_address[28].DB_MAX_OUTPUT_PORT_TYPE
uav_address[29] <= av_address[29].DB_MAX_OUTPUT_PORT_TYPE
uav_address[30] <= av_address[30].DB_MAX_OUTPUT_PORT_TYPE
uav_address[31] <= av_address[31].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <GND>
uav_burstcount[2] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[2] <= av_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[3] <= av_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[16] <= av_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[17] <= av_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[18] <= av_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[19] <= av_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[20] <= av_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[21] <= av_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[22] <= av_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[23] <= av_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[24] <= av_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[25] <= av_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[26] <= av_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[27] <= av_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[28] <= av_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[29] <= av_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[30] <= av_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[31] <= av_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdata[16] => av_readdata[16].DATAIN
uav_readdata[17] => av_readdata[17].DATAIN
uav_readdata[18] => av_readdata[18].DATAIN
uav_readdata[19] => av_readdata[19].DATAIN
uav_readdata[20] => av_readdata[20].DATAIN
uav_readdata[21] => av_readdata[21].DATAIN
uav_readdata[22] => av_readdata[22].DATAIN
uav_readdata[23] => av_readdata[23].DATAIN
uav_readdata[24] => av_readdata[24].DATAIN
uav_readdata[25] => av_readdata[25].DATAIN
uav_readdata[26] => av_readdata[26].DATAIN
uav_readdata[27] => av_readdata[27].DATAIN
uav_readdata[28] => av_readdata[28].DATAIN
uav_readdata[29] => av_readdata[29].DATAIN
uav_readdata[30] => av_readdata[30].DATAIN
uav_readdata[31] => av_readdata[31].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => av_waitrequest.DATAIN
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => uav_write.DATAIN
av_read => uav_read.DATAIN
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_address[10] => uav_address[10].DATAIN
av_address[11] => uav_address[11].DATAIN
av_address[12] => uav_address[12].DATAIN
av_address[13] => uav_address[13].DATAIN
av_address[14] => uav_address[14].DATAIN
av_address[15] => uav_address[15].DATAIN
av_address[16] => uav_address[16].DATAIN
av_address[17] => uav_address[17].DATAIN
av_address[18] => uav_address[18].DATAIN
av_address[19] => uav_address[19].DATAIN
av_address[20] => uav_address[20].DATAIN
av_address[21] => uav_address[21].DATAIN
av_address[22] => uav_address[22].DATAIN
av_address[23] => uav_address[23].DATAIN
av_address[24] => uav_address[24].DATAIN
av_address[25] => uav_address[25].DATAIN
av_address[26] => uav_address[26].DATAIN
av_address[27] => uav_address[27].DATAIN
av_address[28] => uav_address[28].DATAIN
av_address[29] => uav_address[29].DATAIN
av_address[30] => uav_address[30].DATAIN
av_address[31] => uav_address[31].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_byteenable[2] => uav_byteenable[2].DATAIN
av_byteenable[3] => uav_byteenable[3].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_writedata[16] => uav_writedata[16].DATAIN
av_writedata[17] => uav_writedata[17].DATAIN
av_writedata[18] => uav_writedata[18].DATAIN
av_writedata[19] => uav_writedata[19].DATAIN
av_writedata[20] => uav_writedata[20].DATAIN
av_writedata[21] => uav_writedata[21].DATAIN
av_writedata[22] => uav_writedata[22].DATAIN
av_writedata[23] => uav_writedata[23].DATAIN
av_writedata[24] => uav_writedata[24].DATAIN
av_writedata[25] => uav_writedata[25].DATAIN
av_writedata[26] => uav_writedata[26].DATAIN
av_writedata[27] => uav_writedata[27].DATAIN
av_writedata[28] => uav_writedata[28].DATAIN
av_writedata[29] => uav_writedata[29].DATAIN
av_writedata[30] => uav_writedata[30].DATAIN
av_writedata[31] => uav_writedata[31].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= uav_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= uav_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= uav_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= uav_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= uav_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= uav_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= uav_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= uav_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[24] <= uav_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[25] <= uav_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[26] <= uav_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[27] <= uav_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[28] <= uav_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[29] <= uav_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[30] <= uav_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[31] <= uav_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => av_address[2].DATAIN
uav_address[5] => av_address[3].DATAIN
uav_address[6] => av_address[4].DATAIN
uav_address[7] => av_address[5].DATAIN
uav_address[8] => av_address[6].DATAIN
uav_address[9] => av_address[7].DATAIN
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_address[21] => ~NO_FANOUT~
uav_address[22] => ~NO_FANOUT~
uav_address[23] => ~NO_FANOUT~
uav_address[24] => ~NO_FANOUT~
uav_address[25] => ~NO_FANOUT~
uav_address[26] => ~NO_FANOUT~
uav_address[27] => ~NO_FANOUT~
uav_address[28] => ~NO_FANOUT~
uav_address[29] => ~NO_FANOUT~
uav_address[30] => ~NO_FANOUT~
uav_address[31] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN2
uav_burstcount[1] => Equal0.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_byteenable[2] => av_writebyteenable.IN1
uav_byteenable[2] => av_byteenable[2].DATAIN
uav_byteenable[3] => av_writebyteenable.IN1
uav_byteenable[3] => av_byteenable[3].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[2] <= uav_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[3] <= uav_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[2] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[3] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_waitrequest => read_latency_shift_reg.IN1
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_transmission:fyp_transmission1
clk => clk.IN1
reset => reset.IN1
gen_start => run_flag.OUTPUTSELECT
gen_start => udp_data_tready.OUTPUTSELECT
gen_start => udp_head_ready.OUTPUTSELECT
gen_stop => run_flag.OUTPUTSELECT
eth_ast_rx_data[0] => ~NO_FANOUT~
eth_ast_rx_data[1] => ~NO_FANOUT~
eth_ast_rx_data[2] => ~NO_FANOUT~
eth_ast_rx_data[3] => ~NO_FANOUT~
eth_ast_rx_data[4] => ~NO_FANOUT~
eth_ast_rx_data[5] => ~NO_FANOUT~
eth_ast_rx_data[6] => ~NO_FANOUT~
eth_ast_rx_data[7] => ~NO_FANOUT~
eth_ast_rx_data[8] => ~NO_FANOUT~
eth_ast_rx_data[9] => ~NO_FANOUT~
eth_ast_rx_data[10] => ~NO_FANOUT~
eth_ast_rx_data[11] => ~NO_FANOUT~
eth_ast_rx_data[12] => ~NO_FANOUT~
eth_ast_rx_data[13] => ~NO_FANOUT~
eth_ast_rx_data[14] => ~NO_FANOUT~
eth_ast_rx_data[15] => ~NO_FANOUT~
eth_ast_rx_data[16] => ~NO_FANOUT~
eth_ast_rx_data[17] => ~NO_FANOUT~
eth_ast_rx_data[18] => ~NO_FANOUT~
eth_ast_rx_data[19] => ~NO_FANOUT~
eth_ast_rx_data[20] => ~NO_FANOUT~
eth_ast_rx_data[21] => ~NO_FANOUT~
eth_ast_rx_data[22] => ~NO_FANOUT~
eth_ast_rx_data[23] => ~NO_FANOUT~
eth_ast_rx_data[24] => ~NO_FANOUT~
eth_ast_rx_data[25] => ~NO_FANOUT~
eth_ast_rx_data[26] => ~NO_FANOUT~
eth_ast_rx_data[27] => ~NO_FANOUT~
eth_ast_rx_data[28] => ~NO_FANOUT~
eth_ast_rx_data[29] => ~NO_FANOUT~
eth_ast_rx_data[30] => ~NO_FANOUT~
eth_ast_rx_data[31] => ~NO_FANOUT~
eth_ast_rx_eop => ~NO_FANOUT~
eth_ast_rx_err[0] => ~NO_FANOUT~
eth_ast_rx_err[1] => ~NO_FANOUT~
eth_ast_rx_err[2] => ~NO_FANOUT~
eth_ast_rx_err[3] => ~NO_FANOUT~
eth_ast_rx_err[4] => ~NO_FANOUT~
eth_ast_rx_err[5] => ~NO_FANOUT~
eth_ast_rx_empty[0] => ~NO_FANOUT~
eth_ast_rx_empty[1] => ~NO_FANOUT~
eth_ast_rx_rdy <= <GND>
eth_ast_rx_sop => ~NO_FANOUT~
eth_ast_rx_valid => ~NO_FANOUT~
eth_ast_tx_data[0] <= tx_d[0].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[1] <= tx_d[1].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[2] <= tx_d[2].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[3] <= tx_d[3].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[4] <= tx_d[4].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[5] <= tx_d[5].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[6] <= tx_d[6].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[7] <= tx_d[7].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[8] <= tx_d[8].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[9] <= tx_d[9].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[10] <= tx_d[10].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[11] <= tx_d[11].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[12] <= tx_d[12].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[13] <= tx_d[13].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[14] <= tx_d[14].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[15] <= tx_d[15].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[16] <= tx_d[16].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[17] <= tx_d[17].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[18] <= tx_d[18].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[19] <= tx_d[19].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[20] <= tx_d[20].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[21] <= tx_d[21].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[22] <= tx_d[22].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[23] <= tx_d[23].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[24] <= tx_d[24].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[25] <= tx_d[25].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[26] <= tx_d[26].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[27] <= tx_d[27].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[28] <= tx_d[28].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[29] <= tx_d[29].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[30] <= tx_d[30].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_data[31] <= tx_d[31].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_eop <= tx_eop.DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_err <= tx_error.DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_empty[0] <= tx_empty[0].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_empty[1] <= tx_empty[1].DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_d.OUTPUTSELECT
eth_ast_tx_rdy => tx_valid.OUTPUTSELECT
eth_ast_tx_rdy => tx_sop.OUTPUTSELECT
eth_ast_tx_rdy => tx_eop.OUTPUTSELECT
eth_ast_tx_rdy => tx_count.OUTPUTSELECT
eth_ast_tx_rdy => tx_count.OUTPUTSELECT
eth_ast_tx_rdy => tx_count.OUTPUTSELECT
eth_ast_tx_rdy => tx_count.OUTPUTSELECT
eth_ast_tx_rdy => tx_count.OUTPUTSELECT
eth_ast_tx_rdy => tx_count.OUTPUTSELECT
eth_ast_tx_rdy => tx_count.OUTPUTSELECT
eth_ast_tx_rdy => tx_count.OUTPUTSELECT
eth_ast_tx_rdy => tx_count.OUTPUTSELECT
eth_ast_tx_rdy => tx_count.OUTPUTSELECT
eth_ast_tx_rdy => tx_count.OUTPUTSELECT
eth_ast_tx_rdy => tx_count.OUTPUTSELECT
eth_ast_tx_rdy => tx_count.OUTPUTSELECT
eth_ast_tx_rdy => tx_count.OUTPUTSELECT
eth_ast_tx_rdy => tx_count.OUTPUTSELECT
eth_ast_tx_rdy => tx_count.OUTPUTSELECT
eth_ast_tx_rdy => tx_empty.OUTPUTSELECT
eth_ast_tx_rdy => tx_empty.OUTPUTSELECT
eth_ast_tx_rdy => pkt_ready.OUTPUTSELECT
eth_ast_tx_sop <= tx_sop.DB_MAX_OUTPUT_PORT_TYPE
eth_ast_tx_valid <= tx_valid.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_transmission:fyp_transmission1|fyp_udp_ip:fyp_udp_ip1
clk => clk.IN2
reset => reset.IN2
udp_src_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_source_port
udp_src_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_source_port
udp_src_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_source_port
udp_src_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_source_port
udp_src_out[4] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_source_port
udp_src_out[5] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_source_port
udp_src_out[6] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_source_port
udp_src_out[7] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_source_port
udp_src_out[8] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_source_port
udp_src_out[9] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_source_port
udp_src_out[10] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_source_port
udp_src_out[11] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_source_port
udp_src_out[12] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_source_port
udp_src_out[13] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_source_port
udp_src_out[14] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_source_port
udp_src_out[15] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_source_port
udp_dst_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_dest_port
udp_dst_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_dest_port
udp_dst_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_dest_port
udp_dst_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_dest_port
udp_dst_out[4] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_dest_port
udp_dst_out[5] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_dest_port
udp_dst_out[6] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_dest_port
udp_dst_out[7] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_dest_port
udp_dst_out[8] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_dest_port
udp_dst_out[9] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_dest_port
udp_dst_out[10] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_dest_port
udp_dst_out[11] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_dest_port
udp_dst_out[12] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_dest_port
udp_dst_out[13] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_dest_port
udp_dst_out[14] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_dest_port
udp_dst_out[15] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_dest_port
udp_length_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_length
udp_length_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_length
udp_length_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_length
udp_length_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_length
udp_length_out[4] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_length
udp_length_out[5] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_length
udp_length_out[6] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_length
udp_length_out[7] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_length
udp_length_out[8] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_length
udp_length_out[9] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_length
udp_length_out[10] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_length
udp_length_out[11] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_length
udp_length_out[12] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_length
udp_length_out[13] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_length
udp_length_out[14] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_length
udp_length_out[15] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_length
udp_checksum_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_checksum
udp_checksum_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_checksum
udp_checksum_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_checksum
udp_checksum_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_checksum
udp_checksum_out[4] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_checksum
udp_checksum_out[5] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_checksum
udp_checksum_out[6] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_checksum
udp_checksum_out[7] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_checksum
udp_checksum_out[8] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_checksum
udp_checksum_out[9] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_checksum
udp_checksum_out[10] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_checksum
udp_checksum_out[11] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_checksum
udp_checksum_out[12] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_checksum
udp_checksum_out[13] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_checksum
udp_checksum_out[14] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_checksum
udp_checksum_out[15] <= udp_checksum_gen:fyp_upd_checksum1.m_udp_checksum
udp_tdata_out[0] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[1] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[2] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[3] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[4] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[5] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[6] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[7] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[8] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[9] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[10] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[11] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[12] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[13] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[14] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[15] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[16] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[17] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[18] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[19] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[20] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[21] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[22] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[23] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[24] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[25] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[26] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[27] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[28] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[29] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[30] <= axis_adapter:axis_adapter1.m_axis_tdata
udp_tdata_out[31] <= axis_adapter:axis_adapter1.m_axis_tdata
ip_version_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_version
ip_version_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_version
ip_version_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_version
ip_version_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_version
ip_ihl_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_ihl
ip_ihl_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_ihl
ip_ihl_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_ihl
ip_ihl_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_ihl
ip_dscp_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dscp
ip_dscp_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dscp
ip_dscp_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dscp
ip_dscp_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dscp
ip_dscp_out[4] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dscp
ip_dscp_out[5] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dscp
ip_ecn_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_ecn
ip_ecn_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_ecn
ip_length_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_length
ip_length_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_length
ip_length_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_length
ip_length_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_length
ip_length_out[4] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_length
ip_length_out[5] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_length
ip_length_out[6] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_length
ip_length_out[7] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_length
ip_length_out[8] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_length
ip_length_out[9] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_length
ip_length_out[10] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_length
ip_length_out[11] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_length
ip_length_out[12] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_length
ip_length_out[13] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_length
ip_length_out[14] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_length
ip_length_out[15] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_length
ip_id_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_identification
ip_id_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_identification
ip_id_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_identification
ip_id_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_identification
ip_id_out[4] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_identification
ip_id_out[5] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_identification
ip_id_out[6] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_identification
ip_id_out[7] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_identification
ip_id_out[8] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_identification
ip_id_out[9] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_identification
ip_id_out[10] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_identification
ip_id_out[11] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_identification
ip_id_out[12] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_identification
ip_id_out[13] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_identification
ip_id_out[14] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_identification
ip_id_out[15] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_identification
ip_flags_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_flags
ip_flags_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_flags
ip_flags_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_flags
ip_frag_offset_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_fragment_offset
ip_frag_offset_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_fragment_offset
ip_frag_offset_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_fragment_offset
ip_frag_offset_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_fragment_offset
ip_frag_offset_out[4] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_fragment_offset
ip_frag_offset_out[5] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_fragment_offset
ip_frag_offset_out[6] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_fragment_offset
ip_frag_offset_out[7] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_fragment_offset
ip_frag_offset_out[8] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_fragment_offset
ip_frag_offset_out[9] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_fragment_offset
ip_frag_offset_out[10] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_fragment_offset
ip_frag_offset_out[11] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_fragment_offset
ip_frag_offset_out[12] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_fragment_offset
ip_ttl_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_ttl
ip_ttl_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_ttl
ip_ttl_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_ttl
ip_ttl_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_ttl
ip_ttl_out[4] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_ttl
ip_ttl_out[5] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_ttl
ip_ttl_out[6] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_ttl
ip_ttl_out[7] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_ttl
ip_protocol_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_protocol
ip_protocol_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_protocol
ip_protocol_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_protocol
ip_protocol_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_protocol
ip_protocol_out[4] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_protocol
ip_protocol_out[5] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_protocol
ip_protocol_out[6] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_protocol
ip_protocol_out[7] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_protocol
ip_head_checksum_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_header_checksum
ip_head_checksum_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_header_checksum
ip_head_checksum_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_header_checksum
ip_head_checksum_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_header_checksum
ip_head_checksum_out[4] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_header_checksum
ip_head_checksum_out[5] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_header_checksum
ip_head_checksum_out[6] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_header_checksum
ip_head_checksum_out[7] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_header_checksum
ip_head_checksum_out[8] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_header_checksum
ip_head_checksum_out[9] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_header_checksum
ip_head_checksum_out[10] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_header_checksum
ip_head_checksum_out[11] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_header_checksum
ip_head_checksum_out[12] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_header_checksum
ip_head_checksum_out[13] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_header_checksum
ip_head_checksum_out[14] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_header_checksum
ip_head_checksum_out[15] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_header_checksum
ip_src_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[4] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[5] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[6] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[7] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[8] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[9] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[10] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[11] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[12] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[13] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[14] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[15] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[16] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[17] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[18] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[19] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[20] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[21] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[22] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[23] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[24] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[25] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[26] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[27] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[28] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[29] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[30] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_src_out[31] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_source_ip
ip_dst_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[4] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[5] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[6] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[7] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[8] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[9] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[10] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[11] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[12] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[13] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[14] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[15] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[16] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[17] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[18] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[19] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[20] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[21] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[22] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[23] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[24] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[25] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[26] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[27] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[28] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[29] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[30] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
ip_dst_out[31] <= udp_checksum_gen:fyp_upd_checksum1.m_ip_dest_ip
mac_dst_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[4] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[5] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[6] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[7] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[8] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[9] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[10] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[11] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[12] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[13] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[14] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[15] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[16] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[17] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[18] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[19] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[20] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[21] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[22] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[23] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[24] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[25] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[26] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[27] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[28] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[29] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[30] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[31] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[32] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[33] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[34] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[35] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[36] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[37] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[38] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[39] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[40] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[41] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[42] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[43] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[44] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[45] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[46] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_dst_out[47] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_dest_mac
mac_src_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[4] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[5] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[6] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[7] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[8] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[9] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[10] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[11] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[12] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[13] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[14] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[15] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[16] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[17] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[18] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[19] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[20] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[21] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[22] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[23] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[24] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[25] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[26] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[27] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[28] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[29] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[30] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[31] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[32] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[33] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[34] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[35] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[36] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[37] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[38] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[39] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[40] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[41] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[42] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[43] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[44] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[45] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[46] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_src_out[47] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_src_mac
mac_type_out[0] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_type
mac_type_out[1] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_type
mac_type_out[2] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_type
mac_type_out[3] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_type
mac_type_out[4] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_type
mac_type_out[5] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_type
mac_type_out[6] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_type
mac_type_out[7] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_type
mac_type_out[8] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_type
mac_type_out[9] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_type
mac_type_out[10] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_type
mac_type_out[11] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_type
mac_type_out[12] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_type
mac_type_out[13] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_type
mac_type_out[14] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_type
mac_type_out[15] <= udp_checksum_gen:fyp_upd_checksum1.m_eth_type
mac_crc_out[0] <= mac_crc[0].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[1] <= mac_crc[1].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[2] <= mac_crc[2].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[3] <= mac_crc[3].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[4] <= mac_crc[4].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[5] <= mac_crc[5].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[6] <= mac_crc[6].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[7] <= mac_crc[7].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[8] <= mac_crc[8].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[9] <= mac_crc[9].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[10] <= mac_crc[10].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[11] <= mac_crc[11].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[12] <= mac_crc[12].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[13] <= mac_crc[13].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[14] <= mac_crc[14].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[15] <= mac_crc[15].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[16] <= mac_crc[16].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[17] <= mac_crc[17].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[18] <= mac_crc[18].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[19] <= mac_crc[19].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[20] <= mac_crc[20].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[21] <= mac_crc[21].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[22] <= mac_crc[22].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[23] <= mac_crc[23].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[24] <= mac_crc[24].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[25] <= mac_crc[25].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[26] <= mac_crc[26].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[27] <= mac_crc[27].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[28] <= mac_crc[28].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[29] <= mac_crc[29].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[30] <= mac_crc[30].DB_MAX_OUTPUT_PORT_TYPE
mac_crc_out[31] <= mac_crc[31].DB_MAX_OUTPUT_PORT_TYPE
udp_head_valid_out <= udp_checksum_gen:fyp_upd_checksum1.m_udp_hdr_valid
udp_head_ready_out => udp_head_ready_out.IN1
udp_data_tvalid_out <= axis_adapter:axis_adapter1.m_axis_tvalid
udp_data_tready_out => udp_data_tready_out.IN1
udp_data_tuser_out <= axis_adapter:axis_adapter1.m_axis_tuser
udp_data_tlast_out <= axis_adapter:axis_adapter1.m_axis_tlast
busy <= udp_checksum_gen:fyp_upd_checksum1.busy


|fyp_max10_tse_top|fyp_transmission:fyp_transmission1|fyp_udp_ip:fyp_udp_ip1|axis_adapter:axis_adapter1
clk => temp_m_axis_tuser_reg[0].CLK
clk => temp_m_axis_tlast_reg.CLK
clk => temp_m_axis_tkeep_reg[0].CLK
clk => temp_m_axis_tkeep_reg[1].CLK
clk => temp_m_axis_tkeep_reg[2].CLK
clk => temp_m_axis_tkeep_reg[3].CLK
clk => temp_m_axis_tdata_reg[0].CLK
clk => temp_m_axis_tdata_reg[1].CLK
clk => temp_m_axis_tdata_reg[2].CLK
clk => temp_m_axis_tdata_reg[3].CLK
clk => temp_m_axis_tdata_reg[4].CLK
clk => temp_m_axis_tdata_reg[5].CLK
clk => temp_m_axis_tdata_reg[6].CLK
clk => temp_m_axis_tdata_reg[7].CLK
clk => temp_m_axis_tdata_reg[8].CLK
clk => temp_m_axis_tdata_reg[9].CLK
clk => temp_m_axis_tdata_reg[10].CLK
clk => temp_m_axis_tdata_reg[11].CLK
clk => temp_m_axis_tdata_reg[12].CLK
clk => temp_m_axis_tdata_reg[13].CLK
clk => temp_m_axis_tdata_reg[14].CLK
clk => temp_m_axis_tdata_reg[15].CLK
clk => temp_m_axis_tdata_reg[16].CLK
clk => temp_m_axis_tdata_reg[17].CLK
clk => temp_m_axis_tdata_reg[18].CLK
clk => temp_m_axis_tdata_reg[19].CLK
clk => temp_m_axis_tdata_reg[20].CLK
clk => temp_m_axis_tdata_reg[21].CLK
clk => temp_m_axis_tdata_reg[22].CLK
clk => temp_m_axis_tdata_reg[23].CLK
clk => temp_m_axis_tdata_reg[24].CLK
clk => temp_m_axis_tdata_reg[25].CLK
clk => temp_m_axis_tdata_reg[26].CLK
clk => temp_m_axis_tdata_reg[27].CLK
clk => temp_m_axis_tdata_reg[28].CLK
clk => temp_m_axis_tdata_reg[29].CLK
clk => temp_m_axis_tdata_reg[30].CLK
clk => temp_m_axis_tdata_reg[31].CLK
clk => m_axis_tuser_reg[0].CLK
clk => m_axis_tlast_reg.CLK
clk => m_axis_tkeep_reg[0].CLK
clk => m_axis_tkeep_reg[1].CLK
clk => m_axis_tkeep_reg[2].CLK
clk => m_axis_tkeep_reg[3].CLK
clk => m_axis_tdata_reg[0].CLK
clk => m_axis_tdata_reg[1].CLK
clk => m_axis_tdata_reg[2].CLK
clk => m_axis_tdata_reg[3].CLK
clk => m_axis_tdata_reg[4].CLK
clk => m_axis_tdata_reg[5].CLK
clk => m_axis_tdata_reg[6].CLK
clk => m_axis_tdata_reg[7].CLK
clk => m_axis_tdata_reg[8].CLK
clk => m_axis_tdata_reg[9].CLK
clk => m_axis_tdata_reg[10].CLK
clk => m_axis_tdata_reg[11].CLK
clk => m_axis_tdata_reg[12].CLK
clk => m_axis_tdata_reg[13].CLK
clk => m_axis_tdata_reg[14].CLK
clk => m_axis_tdata_reg[15].CLK
clk => m_axis_tdata_reg[16].CLK
clk => m_axis_tdata_reg[17].CLK
clk => m_axis_tdata_reg[18].CLK
clk => m_axis_tdata_reg[19].CLK
clk => m_axis_tdata_reg[20].CLK
clk => m_axis_tdata_reg[21].CLK
clk => m_axis_tdata_reg[22].CLK
clk => m_axis_tdata_reg[23].CLK
clk => m_axis_tdata_reg[24].CLK
clk => m_axis_tdata_reg[25].CLK
clk => m_axis_tdata_reg[26].CLK
clk => m_axis_tdata_reg[27].CLK
clk => m_axis_tdata_reg[28].CLK
clk => m_axis_tdata_reg[29].CLK
clk => m_axis_tdata_reg[30].CLK
clk => m_axis_tdata_reg[31].CLK
clk => temp_m_axis_tvalid_reg.CLK
clk => m_axis_tready_int_reg.CLK
clk => m_axis_tvalid_reg.CLK
clk => temp_tuser_reg[0].CLK
clk => temp_tlast_reg.CLK
clk => temp_tkeep_reg[0].CLK
clk => temp_tkeep_reg[1].CLK
clk => temp_tkeep_reg[2].CLK
clk => temp_tkeep_reg[3].CLK
clk => temp_tdata_reg[0].CLK
clk => temp_tdata_reg[1].CLK
clk => temp_tdata_reg[2].CLK
clk => temp_tdata_reg[3].CLK
clk => temp_tdata_reg[4].CLK
clk => temp_tdata_reg[5].CLK
clk => temp_tdata_reg[6].CLK
clk => temp_tdata_reg[7].CLK
clk => temp_tdata_reg[8].CLK
clk => temp_tdata_reg[9].CLK
clk => temp_tdata_reg[10].CLK
clk => temp_tdata_reg[11].CLK
clk => temp_tdata_reg[12].CLK
clk => temp_tdata_reg[13].CLK
clk => temp_tdata_reg[14].CLK
clk => temp_tdata_reg[15].CLK
clk => temp_tdata_reg[16].CLK
clk => temp_tdata_reg[17].CLK
clk => temp_tdata_reg[18].CLK
clk => temp_tdata_reg[19].CLK
clk => temp_tdata_reg[20].CLK
clk => temp_tdata_reg[21].CLK
clk => temp_tdata_reg[22].CLK
clk => temp_tdata_reg[23].CLK
clk => temp_tdata_reg[24].CLK
clk => temp_tdata_reg[25].CLK
clk => temp_tdata_reg[26].CLK
clk => temp_tdata_reg[27].CLK
clk => temp_tdata_reg[28].CLK
clk => temp_tdata_reg[29].CLK
clk => temp_tdata_reg[30].CLK
clk => temp_tdata_reg[31].CLK
clk => segment_count_reg[0].CLK
clk => segment_count_reg[1].CLK
clk => s_axis_tready_reg.CLK
clk => state_reg~1.DATAIN
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => s_axis_tready_reg.OUTPUTSELECT
rst => m_axis_tvalid_reg.OUTPUTSELECT
rst => m_axis_tready_int_reg.OUTPUTSELECT
rst => temp_m_axis_tvalid_reg.OUTPUTSELECT
s_axis_tdata[0] => temp_tdata_next.DATAB
s_axis_tdata[0] => temp_tdata_next.DATAB
s_axis_tdata[0] => Selector7.IN3
s_axis_tdata[0] => Selector15.IN3
s_axis_tdata[0] => Selector23.IN3
s_axis_tdata[1] => temp_tdata_next.DATAB
s_axis_tdata[1] => Selector30.IN2
s_axis_tdata[1] => Selector6.IN3
s_axis_tdata[1] => Selector14.IN3
s_axis_tdata[1] => Selector22.IN3
s_axis_tdata[2] => temp_tdata_next.DATAB
s_axis_tdata[2] => Selector29.IN2
s_axis_tdata[2] => Selector5.IN3
s_axis_tdata[2] => Selector13.IN3
s_axis_tdata[2] => Selector21.IN3
s_axis_tdata[3] => temp_tdata_next.DATAB
s_axis_tdata[3] => Selector28.IN2
s_axis_tdata[3] => Selector4.IN3
s_axis_tdata[3] => Selector12.IN3
s_axis_tdata[3] => Selector20.IN3
s_axis_tdata[4] => temp_tdata_next.DATAB
s_axis_tdata[4] => Selector27.IN2
s_axis_tdata[4] => Selector3.IN3
s_axis_tdata[4] => Selector11.IN3
s_axis_tdata[4] => Selector19.IN3
s_axis_tdata[5] => temp_tdata_next.DATAB
s_axis_tdata[5] => Selector26.IN2
s_axis_tdata[5] => Selector2.IN3
s_axis_tdata[5] => Selector10.IN3
s_axis_tdata[5] => Selector18.IN3
s_axis_tdata[6] => temp_tdata_next.DATAB
s_axis_tdata[6] => Selector1.IN3
s_axis_tdata[6] => Selector9.IN3
s_axis_tdata[6] => Selector17.IN3
s_axis_tdata[6] => Selector25.IN2
s_axis_tdata[7] => temp_tdata_next.DATAB
s_axis_tdata[7] => Selector0.IN2
s_axis_tdata[7] => Selector8.IN2
s_axis_tdata[7] => Selector16.IN2
s_axis_tdata[7] => Selector24.IN2
s_axis_tkeep[0] => ~NO_FANOUT~
s_axis_tvalid => always0.IN1
s_axis_tready <= s_axis_tready_reg.DB_MAX_OUTPUT_PORT_TYPE
s_axis_tlast => temp_tlast_next.DATAB
s_axis_tlast => always0.IN1
s_axis_tlast => state_next.DATAB
s_axis_tlast => s_axis_tready_next.DATAB
s_axis_tlast => state_next.DATAB
s_axis_tid[0] => ~NO_FANOUT~
s_axis_tid[1] => ~NO_FANOUT~
s_axis_tid[2] => ~NO_FANOUT~
s_axis_tid[3] => ~NO_FANOUT~
s_axis_tid[4] => ~NO_FANOUT~
s_axis_tid[5] => ~NO_FANOUT~
s_axis_tid[6] => ~NO_FANOUT~
s_axis_tid[7] => ~NO_FANOUT~
s_axis_tdest[0] => ~NO_FANOUT~
s_axis_tdest[1] => ~NO_FANOUT~
s_axis_tdest[2] => ~NO_FANOUT~
s_axis_tdest[3] => ~NO_FANOUT~
s_axis_tdest[4] => ~NO_FANOUT~
s_axis_tdest[5] => ~NO_FANOUT~
s_axis_tdest[6] => ~NO_FANOUT~
s_axis_tdest[7] => ~NO_FANOUT~
s_axis_tuser[0] => temp_tuser_next.DATAB
m_axis_tdata[0] <= m_axis_tdata_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[1] <= m_axis_tdata_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[2] <= m_axis_tdata_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[3] <= m_axis_tdata_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[4] <= m_axis_tdata_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[5] <= m_axis_tdata_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[6] <= m_axis_tdata_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[7] <= m_axis_tdata_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[8] <= m_axis_tdata_reg[8].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[9] <= m_axis_tdata_reg[9].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[10] <= m_axis_tdata_reg[10].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[11] <= m_axis_tdata_reg[11].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[12] <= m_axis_tdata_reg[12].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[13] <= m_axis_tdata_reg[13].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[14] <= m_axis_tdata_reg[14].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[15] <= m_axis_tdata_reg[15].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[16] <= m_axis_tdata_reg[16].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[17] <= m_axis_tdata_reg[17].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[18] <= m_axis_tdata_reg[18].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[19] <= m_axis_tdata_reg[19].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[20] <= m_axis_tdata_reg[20].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[21] <= m_axis_tdata_reg[21].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[22] <= m_axis_tdata_reg[22].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[23] <= m_axis_tdata_reg[23].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[24] <= m_axis_tdata_reg[24].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[25] <= m_axis_tdata_reg[25].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[26] <= m_axis_tdata_reg[26].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[27] <= m_axis_tdata_reg[27].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[28] <= m_axis_tdata_reg[28].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[29] <= m_axis_tdata_reg[29].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[30] <= m_axis_tdata_reg[30].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[31] <= m_axis_tdata_reg[31].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tkeep[0] <= m_axis_tkeep_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tkeep[1] <= m_axis_tkeep_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tkeep[2] <= m_axis_tkeep_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tkeep[3] <= m_axis_tkeep_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tvalid <= m_axis_tvalid_reg.DB_MAX_OUTPUT_PORT_TYPE
m_axis_tready => m_axis_tready_int_early.IN1
m_axis_tready => always2.IN1
m_axis_tready => m_axis_tvalid_next.OUTPUTSELECT
m_axis_tready => temp_m_axis_tvalid_next.OUTPUTSELECT
m_axis_tready => store_axis_temp_to_output.DATAA
m_axis_tlast <= m_axis_tlast_reg.DB_MAX_OUTPUT_PORT_TYPE
m_axis_tid[0] <= <GND>
m_axis_tid[1] <= <GND>
m_axis_tid[2] <= <GND>
m_axis_tid[3] <= <GND>
m_axis_tid[4] <= <GND>
m_axis_tid[5] <= <GND>
m_axis_tid[6] <= <GND>
m_axis_tid[7] <= <GND>
m_axis_tdest[0] <= <GND>
m_axis_tdest[1] <= <GND>
m_axis_tdest[2] <= <GND>
m_axis_tdest[3] <= <GND>
m_axis_tdest[4] <= <GND>
m_axis_tdest[5] <= <GND>
m_axis_tdest[6] <= <GND>
m_axis_tdest[7] <= <GND>
m_axis_tuser[0] <= m_axis_tuser_reg[0].DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_transmission:fyp_transmission1|fyp_udp_ip:fyp_udp_ip1|udp_checksum_gen:fyp_upd_checksum1
clk => clk.IN1
rst => rst.IN1
s_udp_hdr_valid => always4.IN1
s_udp_hdr_ready <= s_udp_hdr_ready_reg.DB_MAX_OUTPUT_PORT_TYPE
s_eth_dest_mac[0] => eth_dest_mac_reg[0].DATAIN
s_eth_dest_mac[1] => eth_dest_mac_reg[1].DATAIN
s_eth_dest_mac[2] => eth_dest_mac_reg[2].DATAIN
s_eth_dest_mac[3] => eth_dest_mac_reg[3].DATAIN
s_eth_dest_mac[4] => eth_dest_mac_reg[4].DATAIN
s_eth_dest_mac[5] => eth_dest_mac_reg[5].DATAIN
s_eth_dest_mac[6] => eth_dest_mac_reg[6].DATAIN
s_eth_dest_mac[7] => eth_dest_mac_reg[7].DATAIN
s_eth_dest_mac[8] => eth_dest_mac_reg[8].DATAIN
s_eth_dest_mac[9] => eth_dest_mac_reg[9].DATAIN
s_eth_dest_mac[10] => eth_dest_mac_reg[10].DATAIN
s_eth_dest_mac[11] => eth_dest_mac_reg[11].DATAIN
s_eth_dest_mac[12] => eth_dest_mac_reg[12].DATAIN
s_eth_dest_mac[13] => eth_dest_mac_reg[13].DATAIN
s_eth_dest_mac[14] => eth_dest_mac_reg[14].DATAIN
s_eth_dest_mac[15] => eth_dest_mac_reg[15].DATAIN
s_eth_dest_mac[16] => eth_dest_mac_reg[16].DATAIN
s_eth_dest_mac[17] => eth_dest_mac_reg[17].DATAIN
s_eth_dest_mac[18] => eth_dest_mac_reg[18].DATAIN
s_eth_dest_mac[19] => eth_dest_mac_reg[19].DATAIN
s_eth_dest_mac[20] => eth_dest_mac_reg[20].DATAIN
s_eth_dest_mac[21] => eth_dest_mac_reg[21].DATAIN
s_eth_dest_mac[22] => eth_dest_mac_reg[22].DATAIN
s_eth_dest_mac[23] => eth_dest_mac_reg[23].DATAIN
s_eth_dest_mac[24] => eth_dest_mac_reg[24].DATAIN
s_eth_dest_mac[25] => eth_dest_mac_reg[25].DATAIN
s_eth_dest_mac[26] => eth_dest_mac_reg[26].DATAIN
s_eth_dest_mac[27] => eth_dest_mac_reg[27].DATAIN
s_eth_dest_mac[28] => eth_dest_mac_reg[28].DATAIN
s_eth_dest_mac[29] => eth_dest_mac_reg[29].DATAIN
s_eth_dest_mac[30] => eth_dest_mac_reg[30].DATAIN
s_eth_dest_mac[31] => eth_dest_mac_reg[31].DATAIN
s_eth_dest_mac[32] => eth_dest_mac_reg[32].DATAIN
s_eth_dest_mac[33] => eth_dest_mac_reg[33].DATAIN
s_eth_dest_mac[34] => eth_dest_mac_reg[34].DATAIN
s_eth_dest_mac[35] => eth_dest_mac_reg[35].DATAIN
s_eth_dest_mac[36] => eth_dest_mac_reg[36].DATAIN
s_eth_dest_mac[37] => eth_dest_mac_reg[37].DATAIN
s_eth_dest_mac[38] => eth_dest_mac_reg[38].DATAIN
s_eth_dest_mac[39] => eth_dest_mac_reg[39].DATAIN
s_eth_dest_mac[40] => eth_dest_mac_reg[40].DATAIN
s_eth_dest_mac[41] => eth_dest_mac_reg[41].DATAIN
s_eth_dest_mac[42] => eth_dest_mac_reg[42].DATAIN
s_eth_dest_mac[43] => eth_dest_mac_reg[43].DATAIN
s_eth_dest_mac[44] => eth_dest_mac_reg[44].DATAIN
s_eth_dest_mac[45] => eth_dest_mac_reg[45].DATAIN
s_eth_dest_mac[46] => eth_dest_mac_reg[46].DATAIN
s_eth_dest_mac[47] => eth_dest_mac_reg[47].DATAIN
s_eth_src_mac[0] => eth_src_mac_reg[0].DATAIN
s_eth_src_mac[1] => eth_src_mac_reg[1].DATAIN
s_eth_src_mac[2] => eth_src_mac_reg[2].DATAIN
s_eth_src_mac[3] => eth_src_mac_reg[3].DATAIN
s_eth_src_mac[4] => eth_src_mac_reg[4].DATAIN
s_eth_src_mac[5] => eth_src_mac_reg[5].DATAIN
s_eth_src_mac[6] => eth_src_mac_reg[6].DATAIN
s_eth_src_mac[7] => eth_src_mac_reg[7].DATAIN
s_eth_src_mac[8] => eth_src_mac_reg[8].DATAIN
s_eth_src_mac[9] => eth_src_mac_reg[9].DATAIN
s_eth_src_mac[10] => eth_src_mac_reg[10].DATAIN
s_eth_src_mac[11] => eth_src_mac_reg[11].DATAIN
s_eth_src_mac[12] => eth_src_mac_reg[12].DATAIN
s_eth_src_mac[13] => eth_src_mac_reg[13].DATAIN
s_eth_src_mac[14] => eth_src_mac_reg[14].DATAIN
s_eth_src_mac[15] => eth_src_mac_reg[15].DATAIN
s_eth_src_mac[16] => eth_src_mac_reg[16].DATAIN
s_eth_src_mac[17] => eth_src_mac_reg[17].DATAIN
s_eth_src_mac[18] => eth_src_mac_reg[18].DATAIN
s_eth_src_mac[19] => eth_src_mac_reg[19].DATAIN
s_eth_src_mac[20] => eth_src_mac_reg[20].DATAIN
s_eth_src_mac[21] => eth_src_mac_reg[21].DATAIN
s_eth_src_mac[22] => eth_src_mac_reg[22].DATAIN
s_eth_src_mac[23] => eth_src_mac_reg[23].DATAIN
s_eth_src_mac[24] => eth_src_mac_reg[24].DATAIN
s_eth_src_mac[25] => eth_src_mac_reg[25].DATAIN
s_eth_src_mac[26] => eth_src_mac_reg[26].DATAIN
s_eth_src_mac[27] => eth_src_mac_reg[27].DATAIN
s_eth_src_mac[28] => eth_src_mac_reg[28].DATAIN
s_eth_src_mac[29] => eth_src_mac_reg[29].DATAIN
s_eth_src_mac[30] => eth_src_mac_reg[30].DATAIN
s_eth_src_mac[31] => eth_src_mac_reg[31].DATAIN
s_eth_src_mac[32] => eth_src_mac_reg[32].DATAIN
s_eth_src_mac[33] => eth_src_mac_reg[33].DATAIN
s_eth_src_mac[34] => eth_src_mac_reg[34].DATAIN
s_eth_src_mac[35] => eth_src_mac_reg[35].DATAIN
s_eth_src_mac[36] => eth_src_mac_reg[36].DATAIN
s_eth_src_mac[37] => eth_src_mac_reg[37].DATAIN
s_eth_src_mac[38] => eth_src_mac_reg[38].DATAIN
s_eth_src_mac[39] => eth_src_mac_reg[39].DATAIN
s_eth_src_mac[40] => eth_src_mac_reg[40].DATAIN
s_eth_src_mac[41] => eth_src_mac_reg[41].DATAIN
s_eth_src_mac[42] => eth_src_mac_reg[42].DATAIN
s_eth_src_mac[43] => eth_src_mac_reg[43].DATAIN
s_eth_src_mac[44] => eth_src_mac_reg[44].DATAIN
s_eth_src_mac[45] => eth_src_mac_reg[45].DATAIN
s_eth_src_mac[46] => eth_src_mac_reg[46].DATAIN
s_eth_src_mac[47] => eth_src_mac_reg[47].DATAIN
s_eth_type[0] => eth_type_reg[0].DATAIN
s_eth_type[1] => eth_type_reg[1].DATAIN
s_eth_type[2] => eth_type_reg[2].DATAIN
s_eth_type[3] => eth_type_reg[3].DATAIN
s_eth_type[4] => eth_type_reg[4].DATAIN
s_eth_type[5] => eth_type_reg[5].DATAIN
s_eth_type[6] => eth_type_reg[6].DATAIN
s_eth_type[7] => eth_type_reg[7].DATAIN
s_eth_type[8] => eth_type_reg[8].DATAIN
s_eth_type[9] => eth_type_reg[9].DATAIN
s_eth_type[10] => eth_type_reg[10].DATAIN
s_eth_type[11] => eth_type_reg[11].DATAIN
s_eth_type[12] => eth_type_reg[12].DATAIN
s_eth_type[13] => eth_type_reg[13].DATAIN
s_eth_type[14] => eth_type_reg[14].DATAIN
s_eth_type[15] => eth_type_reg[15].DATAIN
s_ip_version[0] => ip_version_reg[0].DATAIN
s_ip_version[1] => ip_version_reg[1].DATAIN
s_ip_version[2] => ip_version_reg[2].DATAIN
s_ip_version[3] => ip_version_reg[3].DATAIN
s_ip_ihl[0] => ip_ihl_reg[0].DATAIN
s_ip_ihl[1] => ip_ihl_reg[1].DATAIN
s_ip_ihl[2] => ip_ihl_reg[2].DATAIN
s_ip_ihl[3] => ip_ihl_reg[3].DATAIN
s_ip_dscp[0] => ip_dscp_reg[0].DATAIN
s_ip_dscp[1] => ip_dscp_reg[1].DATAIN
s_ip_dscp[2] => ip_dscp_reg[2].DATAIN
s_ip_dscp[3] => ip_dscp_reg[3].DATAIN
s_ip_dscp[4] => ip_dscp_reg[4].DATAIN
s_ip_dscp[5] => ip_dscp_reg[5].DATAIN
s_ip_ecn[0] => ip_ecn_reg[0].DATAIN
s_ip_ecn[1] => ip_ecn_reg[1].DATAIN
s_ip_identification[0] => ip_identification_reg[0].DATAIN
s_ip_identification[1] => ip_identification_reg[1].DATAIN
s_ip_identification[2] => ip_identification_reg[2].DATAIN
s_ip_identification[3] => ip_identification_reg[3].DATAIN
s_ip_identification[4] => ip_identification_reg[4].DATAIN
s_ip_identification[5] => ip_identification_reg[5].DATAIN
s_ip_identification[6] => ip_identification_reg[6].DATAIN
s_ip_identification[7] => ip_identification_reg[7].DATAIN
s_ip_identification[8] => ip_identification_reg[8].DATAIN
s_ip_identification[9] => ip_identification_reg[9].DATAIN
s_ip_identification[10] => ip_identification_reg[10].DATAIN
s_ip_identification[11] => ip_identification_reg[11].DATAIN
s_ip_identification[12] => ip_identification_reg[12].DATAIN
s_ip_identification[13] => ip_identification_reg[13].DATAIN
s_ip_identification[14] => ip_identification_reg[14].DATAIN
s_ip_identification[15] => ip_identification_reg[15].DATAIN
s_ip_flags[0] => ip_flags_reg[0].DATAIN
s_ip_flags[1] => ip_flags_reg[1].DATAIN
s_ip_flags[2] => ip_flags_reg[2].DATAIN
s_ip_fragment_offset[0] => ip_fragment_offset_reg[0].DATAIN
s_ip_fragment_offset[1] => ip_fragment_offset_reg[1].DATAIN
s_ip_fragment_offset[2] => ip_fragment_offset_reg[2].DATAIN
s_ip_fragment_offset[3] => ip_fragment_offset_reg[3].DATAIN
s_ip_fragment_offset[4] => ip_fragment_offset_reg[4].DATAIN
s_ip_fragment_offset[5] => ip_fragment_offset_reg[5].DATAIN
s_ip_fragment_offset[6] => ip_fragment_offset_reg[6].DATAIN
s_ip_fragment_offset[7] => ip_fragment_offset_reg[7].DATAIN
s_ip_fragment_offset[8] => ip_fragment_offset_reg[8].DATAIN
s_ip_fragment_offset[9] => ip_fragment_offset_reg[9].DATAIN
s_ip_fragment_offset[10] => ip_fragment_offset_reg[10].DATAIN
s_ip_fragment_offset[11] => ip_fragment_offset_reg[11].DATAIN
s_ip_fragment_offset[12] => ip_fragment_offset_reg[12].DATAIN
s_ip_ttl[0] => ip_ttl_reg[0].DATAIN
s_ip_ttl[1] => ip_ttl_reg[1].DATAIN
s_ip_ttl[2] => ip_ttl_reg[2].DATAIN
s_ip_ttl[3] => ip_ttl_reg[3].DATAIN
s_ip_ttl[4] => ip_ttl_reg[4].DATAIN
s_ip_ttl[5] => ip_ttl_reg[5].DATAIN
s_ip_ttl[6] => ip_ttl_reg[6].DATAIN
s_ip_ttl[7] => ip_ttl_reg[7].DATAIN
s_ip_header_checksum[0] => ip_header_checksum_reg[0].DATAIN
s_ip_header_checksum[1] => ip_header_checksum_reg[1].DATAIN
s_ip_header_checksum[2] => ip_header_checksum_reg[2].DATAIN
s_ip_header_checksum[3] => ip_header_checksum_reg[3].DATAIN
s_ip_header_checksum[4] => ip_header_checksum_reg[4].DATAIN
s_ip_header_checksum[5] => ip_header_checksum_reg[5].DATAIN
s_ip_header_checksum[6] => ip_header_checksum_reg[6].DATAIN
s_ip_header_checksum[7] => ip_header_checksum_reg[7].DATAIN
s_ip_header_checksum[8] => ip_header_checksum_reg[8].DATAIN
s_ip_header_checksum[9] => ip_header_checksum_reg[9].DATAIN
s_ip_header_checksum[10] => ip_header_checksum_reg[10].DATAIN
s_ip_header_checksum[11] => ip_header_checksum_reg[11].DATAIN
s_ip_header_checksum[12] => ip_header_checksum_reg[12].DATAIN
s_ip_header_checksum[13] => ip_header_checksum_reg[13].DATAIN
s_ip_header_checksum[14] => ip_header_checksum_reg[14].DATAIN
s_ip_header_checksum[15] => ip_header_checksum_reg[15].DATAIN
s_ip_source_ip[0] => ip_source_ip_reg[0].DATAIN
s_ip_source_ip[1] => ip_source_ip_reg[1].DATAIN
s_ip_source_ip[2] => ip_source_ip_reg[2].DATAIN
s_ip_source_ip[3] => ip_source_ip_reg[3].DATAIN
s_ip_source_ip[4] => ip_source_ip_reg[4].DATAIN
s_ip_source_ip[5] => ip_source_ip_reg[5].DATAIN
s_ip_source_ip[6] => ip_source_ip_reg[6].DATAIN
s_ip_source_ip[7] => ip_source_ip_reg[7].DATAIN
s_ip_source_ip[8] => ip_source_ip_reg[8].DATAIN
s_ip_source_ip[9] => ip_source_ip_reg[9].DATAIN
s_ip_source_ip[10] => ip_source_ip_reg[10].DATAIN
s_ip_source_ip[11] => ip_source_ip_reg[11].DATAIN
s_ip_source_ip[12] => ip_source_ip_reg[12].DATAIN
s_ip_source_ip[13] => ip_source_ip_reg[13].DATAIN
s_ip_source_ip[14] => ip_source_ip_reg[14].DATAIN
s_ip_source_ip[15] => ip_source_ip_reg[15].DATAIN
s_ip_source_ip[16] => ip_source_ip_reg[16].DATAIN
s_ip_source_ip[17] => ip_source_ip_reg[17].DATAIN
s_ip_source_ip[18] => ip_source_ip_reg[18].DATAIN
s_ip_source_ip[19] => ip_source_ip_reg[19].DATAIN
s_ip_source_ip[20] => ip_source_ip_reg[20].DATAIN
s_ip_source_ip[21] => ip_source_ip_reg[21].DATAIN
s_ip_source_ip[22] => ip_source_ip_reg[22].DATAIN
s_ip_source_ip[23] => ip_source_ip_reg[23].DATAIN
s_ip_source_ip[24] => ip_source_ip_reg[24].DATAIN
s_ip_source_ip[25] => ip_source_ip_reg[25].DATAIN
s_ip_source_ip[26] => ip_source_ip_reg[26].DATAIN
s_ip_source_ip[27] => ip_source_ip_reg[27].DATAIN
s_ip_source_ip[28] => ip_source_ip_reg[28].DATAIN
s_ip_source_ip[29] => ip_source_ip_reg[29].DATAIN
s_ip_source_ip[30] => ip_source_ip_reg[30].DATAIN
s_ip_source_ip[31] => ip_source_ip_reg[31].DATAIN
s_ip_dest_ip[0] => ip_dest_ip_reg[0].DATAIN
s_ip_dest_ip[1] => ip_dest_ip_reg[1].DATAIN
s_ip_dest_ip[2] => ip_dest_ip_reg[2].DATAIN
s_ip_dest_ip[3] => ip_dest_ip_reg[3].DATAIN
s_ip_dest_ip[4] => ip_dest_ip_reg[4].DATAIN
s_ip_dest_ip[5] => ip_dest_ip_reg[5].DATAIN
s_ip_dest_ip[6] => ip_dest_ip_reg[6].DATAIN
s_ip_dest_ip[7] => ip_dest_ip_reg[7].DATAIN
s_ip_dest_ip[8] => ip_dest_ip_reg[8].DATAIN
s_ip_dest_ip[9] => ip_dest_ip_reg[9].DATAIN
s_ip_dest_ip[10] => ip_dest_ip_reg[10].DATAIN
s_ip_dest_ip[11] => ip_dest_ip_reg[11].DATAIN
s_ip_dest_ip[12] => ip_dest_ip_reg[12].DATAIN
s_ip_dest_ip[13] => ip_dest_ip_reg[13].DATAIN
s_ip_dest_ip[14] => ip_dest_ip_reg[14].DATAIN
s_ip_dest_ip[15] => ip_dest_ip_reg[15].DATAIN
s_ip_dest_ip[16] => ip_dest_ip_reg[16].DATAIN
s_ip_dest_ip[17] => ip_dest_ip_reg[17].DATAIN
s_ip_dest_ip[18] => ip_dest_ip_reg[18].DATAIN
s_ip_dest_ip[19] => ip_dest_ip_reg[19].DATAIN
s_ip_dest_ip[20] => ip_dest_ip_reg[20].DATAIN
s_ip_dest_ip[21] => ip_dest_ip_reg[21].DATAIN
s_ip_dest_ip[22] => ip_dest_ip_reg[22].DATAIN
s_ip_dest_ip[23] => ip_dest_ip_reg[23].DATAIN
s_ip_dest_ip[24] => ip_dest_ip_reg[24].DATAIN
s_ip_dest_ip[25] => ip_dest_ip_reg[25].DATAIN
s_ip_dest_ip[26] => ip_dest_ip_reg[26].DATAIN
s_ip_dest_ip[27] => ip_dest_ip_reg[27].DATAIN
s_ip_dest_ip[28] => ip_dest_ip_reg[28].DATAIN
s_ip_dest_ip[29] => ip_dest_ip_reg[29].DATAIN
s_ip_dest_ip[30] => ip_dest_ip_reg[30].DATAIN
s_ip_dest_ip[31] => ip_dest_ip_reg[31].DATAIN
s_udp_source_port[0] => udp_source_port_reg[0].DATAIN
s_udp_source_port[1] => udp_source_port_reg[1].DATAIN
s_udp_source_port[2] => udp_source_port_reg[2].DATAIN
s_udp_source_port[3] => udp_source_port_reg[3].DATAIN
s_udp_source_port[4] => udp_source_port_reg[4].DATAIN
s_udp_source_port[5] => udp_source_port_reg[5].DATAIN
s_udp_source_port[6] => udp_source_port_reg[6].DATAIN
s_udp_source_port[7] => udp_source_port_reg[7].DATAIN
s_udp_source_port[8] => udp_source_port_reg[8].DATAIN
s_udp_source_port[9] => udp_source_port_reg[9].DATAIN
s_udp_source_port[10] => udp_source_port_reg[10].DATAIN
s_udp_source_port[11] => udp_source_port_reg[11].DATAIN
s_udp_source_port[12] => udp_source_port_reg[12].DATAIN
s_udp_source_port[13] => udp_source_port_reg[13].DATAIN
s_udp_source_port[14] => udp_source_port_reg[14].DATAIN
s_udp_source_port[15] => udp_source_port_reg[15].DATAIN
s_udp_dest_port[0] => udp_dest_port_reg[0].DATAIN
s_udp_dest_port[1] => udp_dest_port_reg[1].DATAIN
s_udp_dest_port[2] => udp_dest_port_reg[2].DATAIN
s_udp_dest_port[3] => udp_dest_port_reg[3].DATAIN
s_udp_dest_port[4] => udp_dest_port_reg[4].DATAIN
s_udp_dest_port[5] => udp_dest_port_reg[5].DATAIN
s_udp_dest_port[6] => udp_dest_port_reg[6].DATAIN
s_udp_dest_port[7] => udp_dest_port_reg[7].DATAIN
s_udp_dest_port[8] => udp_dest_port_reg[8].DATAIN
s_udp_dest_port[9] => udp_dest_port_reg[9].DATAIN
s_udp_dest_port[10] => udp_dest_port_reg[10].DATAIN
s_udp_dest_port[11] => udp_dest_port_reg[11].DATAIN
s_udp_dest_port[12] => udp_dest_port_reg[12].DATAIN
s_udp_dest_port[13] => udp_dest_port_reg[13].DATAIN
s_udp_dest_port[14] => udp_dest_port_reg[14].DATAIN
s_udp_dest_port[15] => udp_dest_port_reg[15].DATAIN
s_udp_payload_axis_tdata[0] => s_udp_payload_fifo_tdata[0].IN1
s_udp_payload_axis_tdata[1] => s_udp_payload_fifo_tdata[1].IN1
s_udp_payload_axis_tdata[2] => s_udp_payload_fifo_tdata[2].IN1
s_udp_payload_axis_tdata[3] => s_udp_payload_fifo_tdata[3].IN1
s_udp_payload_axis_tdata[4] => s_udp_payload_fifo_tdata[4].IN1
s_udp_payload_axis_tdata[5] => s_udp_payload_fifo_tdata[5].IN1
s_udp_payload_axis_tdata[6] => s_udp_payload_fifo_tdata[6].IN1
s_udp_payload_axis_tdata[7] => s_udp_payload_fifo_tdata[7].IN1
s_udp_payload_axis_tvalid => s_udp_payload_fifo_tvalid.IN0
s_udp_payload_axis_tvalid => always4.IN1
s_udp_payload_axis_tready <= s_udp_payload_axis_tready.DB_MAX_OUTPUT_PORT_TYPE
s_udp_payload_axis_tlast => s_udp_payload_fifo_tlast.IN1
s_udp_payload_axis_tuser => s_udp_payload_fifo_tuser.IN1
m_udp_hdr_valid <= m_udp_hdr_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
m_udp_hdr_ready => always2.IN1
m_eth_dest_mac[0] <= m_eth_dest_mac_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[1] <= m_eth_dest_mac_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[2] <= m_eth_dest_mac_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[3] <= m_eth_dest_mac_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[4] <= m_eth_dest_mac_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[5] <= m_eth_dest_mac_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[6] <= m_eth_dest_mac_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[7] <= m_eth_dest_mac_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[8] <= m_eth_dest_mac_reg[8].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[9] <= m_eth_dest_mac_reg[9].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[10] <= m_eth_dest_mac_reg[10].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[11] <= m_eth_dest_mac_reg[11].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[12] <= m_eth_dest_mac_reg[12].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[13] <= m_eth_dest_mac_reg[13].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[14] <= m_eth_dest_mac_reg[14].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[15] <= m_eth_dest_mac_reg[15].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[16] <= m_eth_dest_mac_reg[16].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[17] <= m_eth_dest_mac_reg[17].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[18] <= m_eth_dest_mac_reg[18].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[19] <= m_eth_dest_mac_reg[19].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[20] <= m_eth_dest_mac_reg[20].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[21] <= m_eth_dest_mac_reg[21].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[22] <= m_eth_dest_mac_reg[22].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[23] <= m_eth_dest_mac_reg[23].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[24] <= m_eth_dest_mac_reg[24].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[25] <= m_eth_dest_mac_reg[25].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[26] <= m_eth_dest_mac_reg[26].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[27] <= m_eth_dest_mac_reg[27].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[28] <= m_eth_dest_mac_reg[28].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[29] <= m_eth_dest_mac_reg[29].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[30] <= m_eth_dest_mac_reg[30].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[31] <= m_eth_dest_mac_reg[31].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[32] <= m_eth_dest_mac_reg[32].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[33] <= m_eth_dest_mac_reg[33].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[34] <= m_eth_dest_mac_reg[34].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[35] <= m_eth_dest_mac_reg[35].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[36] <= m_eth_dest_mac_reg[36].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[37] <= m_eth_dest_mac_reg[37].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[38] <= m_eth_dest_mac_reg[38].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[39] <= m_eth_dest_mac_reg[39].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[40] <= m_eth_dest_mac_reg[40].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[41] <= m_eth_dest_mac_reg[41].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[42] <= m_eth_dest_mac_reg[42].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[43] <= m_eth_dest_mac_reg[43].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[44] <= m_eth_dest_mac_reg[44].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[45] <= m_eth_dest_mac_reg[45].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[46] <= m_eth_dest_mac_reg[46].DB_MAX_OUTPUT_PORT_TYPE
m_eth_dest_mac[47] <= m_eth_dest_mac_reg[47].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[0] <= m_eth_src_mac_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[1] <= m_eth_src_mac_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[2] <= m_eth_src_mac_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[3] <= m_eth_src_mac_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[4] <= m_eth_src_mac_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[5] <= m_eth_src_mac_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[6] <= m_eth_src_mac_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[7] <= m_eth_src_mac_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[8] <= m_eth_src_mac_reg[8].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[9] <= m_eth_src_mac_reg[9].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[10] <= m_eth_src_mac_reg[10].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[11] <= m_eth_src_mac_reg[11].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[12] <= m_eth_src_mac_reg[12].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[13] <= m_eth_src_mac_reg[13].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[14] <= m_eth_src_mac_reg[14].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[15] <= m_eth_src_mac_reg[15].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[16] <= m_eth_src_mac_reg[16].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[17] <= m_eth_src_mac_reg[17].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[18] <= m_eth_src_mac_reg[18].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[19] <= m_eth_src_mac_reg[19].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[20] <= m_eth_src_mac_reg[20].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[21] <= m_eth_src_mac_reg[21].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[22] <= m_eth_src_mac_reg[22].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[23] <= m_eth_src_mac_reg[23].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[24] <= m_eth_src_mac_reg[24].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[25] <= m_eth_src_mac_reg[25].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[26] <= m_eth_src_mac_reg[26].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[27] <= m_eth_src_mac_reg[27].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[28] <= m_eth_src_mac_reg[28].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[29] <= m_eth_src_mac_reg[29].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[30] <= m_eth_src_mac_reg[30].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[31] <= m_eth_src_mac_reg[31].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[32] <= m_eth_src_mac_reg[32].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[33] <= m_eth_src_mac_reg[33].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[34] <= m_eth_src_mac_reg[34].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[35] <= m_eth_src_mac_reg[35].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[36] <= m_eth_src_mac_reg[36].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[37] <= m_eth_src_mac_reg[37].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[38] <= m_eth_src_mac_reg[38].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[39] <= m_eth_src_mac_reg[39].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[40] <= m_eth_src_mac_reg[40].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[41] <= m_eth_src_mac_reg[41].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[42] <= m_eth_src_mac_reg[42].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[43] <= m_eth_src_mac_reg[43].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[44] <= m_eth_src_mac_reg[44].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[45] <= m_eth_src_mac_reg[45].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[46] <= m_eth_src_mac_reg[46].DB_MAX_OUTPUT_PORT_TYPE
m_eth_src_mac[47] <= m_eth_src_mac_reg[47].DB_MAX_OUTPUT_PORT_TYPE
m_eth_type[0] <= m_eth_type_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_eth_type[1] <= m_eth_type_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_eth_type[2] <= m_eth_type_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_eth_type[3] <= m_eth_type_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_eth_type[4] <= m_eth_type_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_eth_type[5] <= m_eth_type_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_eth_type[6] <= m_eth_type_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_eth_type[7] <= m_eth_type_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_eth_type[8] <= m_eth_type_reg[8].DB_MAX_OUTPUT_PORT_TYPE
m_eth_type[9] <= m_eth_type_reg[9].DB_MAX_OUTPUT_PORT_TYPE
m_eth_type[10] <= m_eth_type_reg[10].DB_MAX_OUTPUT_PORT_TYPE
m_eth_type[11] <= m_eth_type_reg[11].DB_MAX_OUTPUT_PORT_TYPE
m_eth_type[12] <= m_eth_type_reg[12].DB_MAX_OUTPUT_PORT_TYPE
m_eth_type[13] <= m_eth_type_reg[13].DB_MAX_OUTPUT_PORT_TYPE
m_eth_type[14] <= m_eth_type_reg[14].DB_MAX_OUTPUT_PORT_TYPE
m_eth_type[15] <= m_eth_type_reg[15].DB_MAX_OUTPUT_PORT_TYPE
m_ip_version[0] <= m_ip_version_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_ip_version[1] <= m_ip_version_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_ip_version[2] <= m_ip_version_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_ip_version[3] <= m_ip_version_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_ip_ihl[0] <= m_ip_ihl_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_ip_ihl[1] <= m_ip_ihl_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_ip_ihl[2] <= m_ip_ihl_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_ip_ihl[3] <= m_ip_ihl_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dscp[0] <= m_ip_dscp_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dscp[1] <= m_ip_dscp_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dscp[2] <= m_ip_dscp_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dscp[3] <= m_ip_dscp_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dscp[4] <= m_ip_dscp_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dscp[5] <= m_ip_dscp_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_ip_ecn[0] <= m_ip_ecn_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_ip_ecn[1] <= m_ip_ecn_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_ip_length[0] <= m_udp_length_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_ip_length[1] <= m_udp_length_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_ip_length[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_ip_length[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_ip_length[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_ip_length[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_ip_length[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_ip_length[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_ip_length[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_ip_length[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_ip_length[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_ip_length[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_ip_length[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_ip_length[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_ip_length[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_ip_length[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
m_ip_identification[0] <= m_ip_identification_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_ip_identification[1] <= m_ip_identification_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_ip_identification[2] <= m_ip_identification_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_ip_identification[3] <= m_ip_identification_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_ip_identification[4] <= m_ip_identification_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_ip_identification[5] <= m_ip_identification_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_ip_identification[6] <= m_ip_identification_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_ip_identification[7] <= m_ip_identification_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_ip_identification[8] <= m_ip_identification_reg[8].DB_MAX_OUTPUT_PORT_TYPE
m_ip_identification[9] <= m_ip_identification_reg[9].DB_MAX_OUTPUT_PORT_TYPE
m_ip_identification[10] <= m_ip_identification_reg[10].DB_MAX_OUTPUT_PORT_TYPE
m_ip_identification[11] <= m_ip_identification_reg[11].DB_MAX_OUTPUT_PORT_TYPE
m_ip_identification[12] <= m_ip_identification_reg[12].DB_MAX_OUTPUT_PORT_TYPE
m_ip_identification[13] <= m_ip_identification_reg[13].DB_MAX_OUTPUT_PORT_TYPE
m_ip_identification[14] <= m_ip_identification_reg[14].DB_MAX_OUTPUT_PORT_TYPE
m_ip_identification[15] <= m_ip_identification_reg[15].DB_MAX_OUTPUT_PORT_TYPE
m_ip_flags[0] <= m_ip_flags_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_ip_flags[1] <= m_ip_flags_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_ip_flags[2] <= m_ip_flags_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_ip_fragment_offset[0] <= m_ip_fragment_offset_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_ip_fragment_offset[1] <= m_ip_fragment_offset_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_ip_fragment_offset[2] <= m_ip_fragment_offset_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_ip_fragment_offset[3] <= m_ip_fragment_offset_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_ip_fragment_offset[4] <= m_ip_fragment_offset_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_ip_fragment_offset[5] <= m_ip_fragment_offset_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_ip_fragment_offset[6] <= m_ip_fragment_offset_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_ip_fragment_offset[7] <= m_ip_fragment_offset_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_ip_fragment_offset[8] <= m_ip_fragment_offset_reg[8].DB_MAX_OUTPUT_PORT_TYPE
m_ip_fragment_offset[9] <= m_ip_fragment_offset_reg[9].DB_MAX_OUTPUT_PORT_TYPE
m_ip_fragment_offset[10] <= m_ip_fragment_offset_reg[10].DB_MAX_OUTPUT_PORT_TYPE
m_ip_fragment_offset[11] <= m_ip_fragment_offset_reg[11].DB_MAX_OUTPUT_PORT_TYPE
m_ip_fragment_offset[12] <= m_ip_fragment_offset_reg[12].DB_MAX_OUTPUT_PORT_TYPE
m_ip_ttl[0] <= m_ip_ttl_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_ip_ttl[1] <= m_ip_ttl_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_ip_ttl[2] <= m_ip_ttl_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_ip_ttl[3] <= m_ip_ttl_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_ip_ttl[4] <= m_ip_ttl_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_ip_ttl[5] <= m_ip_ttl_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_ip_ttl[6] <= m_ip_ttl_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_ip_ttl[7] <= m_ip_ttl_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_ip_protocol[0] <= <VCC>
m_ip_protocol[1] <= <GND>
m_ip_protocol[2] <= <GND>
m_ip_protocol[3] <= <GND>
m_ip_protocol[4] <= <VCC>
m_ip_protocol[5] <= <GND>
m_ip_protocol[6] <= <GND>
m_ip_protocol[7] <= <GND>
m_ip_header_checksum[0] <= m_ip_header_checksum_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_ip_header_checksum[1] <= m_ip_header_checksum_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_ip_header_checksum[2] <= m_ip_header_checksum_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_ip_header_checksum[3] <= m_ip_header_checksum_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_ip_header_checksum[4] <= m_ip_header_checksum_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_ip_header_checksum[5] <= m_ip_header_checksum_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_ip_header_checksum[6] <= m_ip_header_checksum_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_ip_header_checksum[7] <= m_ip_header_checksum_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_ip_header_checksum[8] <= m_ip_header_checksum_reg[8].DB_MAX_OUTPUT_PORT_TYPE
m_ip_header_checksum[9] <= m_ip_header_checksum_reg[9].DB_MAX_OUTPUT_PORT_TYPE
m_ip_header_checksum[10] <= m_ip_header_checksum_reg[10].DB_MAX_OUTPUT_PORT_TYPE
m_ip_header_checksum[11] <= m_ip_header_checksum_reg[11].DB_MAX_OUTPUT_PORT_TYPE
m_ip_header_checksum[12] <= m_ip_header_checksum_reg[12].DB_MAX_OUTPUT_PORT_TYPE
m_ip_header_checksum[13] <= m_ip_header_checksum_reg[13].DB_MAX_OUTPUT_PORT_TYPE
m_ip_header_checksum[14] <= m_ip_header_checksum_reg[14].DB_MAX_OUTPUT_PORT_TYPE
m_ip_header_checksum[15] <= m_ip_header_checksum_reg[15].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[0] <= m_ip_source_ip_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[1] <= m_ip_source_ip_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[2] <= m_ip_source_ip_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[3] <= m_ip_source_ip_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[4] <= m_ip_source_ip_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[5] <= m_ip_source_ip_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[6] <= m_ip_source_ip_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[7] <= m_ip_source_ip_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[8] <= m_ip_source_ip_reg[8].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[9] <= m_ip_source_ip_reg[9].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[10] <= m_ip_source_ip_reg[10].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[11] <= m_ip_source_ip_reg[11].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[12] <= m_ip_source_ip_reg[12].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[13] <= m_ip_source_ip_reg[13].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[14] <= m_ip_source_ip_reg[14].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[15] <= m_ip_source_ip_reg[15].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[16] <= m_ip_source_ip_reg[16].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[17] <= m_ip_source_ip_reg[17].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[18] <= m_ip_source_ip_reg[18].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[19] <= m_ip_source_ip_reg[19].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[20] <= m_ip_source_ip_reg[20].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[21] <= m_ip_source_ip_reg[21].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[22] <= m_ip_source_ip_reg[22].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[23] <= m_ip_source_ip_reg[23].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[24] <= m_ip_source_ip_reg[24].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[25] <= m_ip_source_ip_reg[25].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[26] <= m_ip_source_ip_reg[26].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[27] <= m_ip_source_ip_reg[27].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[28] <= m_ip_source_ip_reg[28].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[29] <= m_ip_source_ip_reg[29].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[30] <= m_ip_source_ip_reg[30].DB_MAX_OUTPUT_PORT_TYPE
m_ip_source_ip[31] <= m_ip_source_ip_reg[31].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[0] <= m_ip_dest_ip_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[1] <= m_ip_dest_ip_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[2] <= m_ip_dest_ip_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[3] <= m_ip_dest_ip_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[4] <= m_ip_dest_ip_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[5] <= m_ip_dest_ip_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[6] <= m_ip_dest_ip_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[7] <= m_ip_dest_ip_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[8] <= m_ip_dest_ip_reg[8].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[9] <= m_ip_dest_ip_reg[9].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[10] <= m_ip_dest_ip_reg[10].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[11] <= m_ip_dest_ip_reg[11].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[12] <= m_ip_dest_ip_reg[12].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[13] <= m_ip_dest_ip_reg[13].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[14] <= m_ip_dest_ip_reg[14].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[15] <= m_ip_dest_ip_reg[15].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[16] <= m_ip_dest_ip_reg[16].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[17] <= m_ip_dest_ip_reg[17].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[18] <= m_ip_dest_ip_reg[18].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[19] <= m_ip_dest_ip_reg[19].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[20] <= m_ip_dest_ip_reg[20].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[21] <= m_ip_dest_ip_reg[21].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[22] <= m_ip_dest_ip_reg[22].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[23] <= m_ip_dest_ip_reg[23].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[24] <= m_ip_dest_ip_reg[24].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[25] <= m_ip_dest_ip_reg[25].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[26] <= m_ip_dest_ip_reg[26].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[27] <= m_ip_dest_ip_reg[27].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[28] <= m_ip_dest_ip_reg[28].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[29] <= m_ip_dest_ip_reg[29].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[30] <= m_ip_dest_ip_reg[30].DB_MAX_OUTPUT_PORT_TYPE
m_ip_dest_ip[31] <= m_ip_dest_ip_reg[31].DB_MAX_OUTPUT_PORT_TYPE
m_udp_source_port[0] <= m_udp_source_port_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_udp_source_port[1] <= m_udp_source_port_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_udp_source_port[2] <= m_udp_source_port_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_udp_source_port[3] <= m_udp_source_port_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_udp_source_port[4] <= m_udp_source_port_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_udp_source_port[5] <= m_udp_source_port_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_udp_source_port[6] <= m_udp_source_port_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_udp_source_port[7] <= m_udp_source_port_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_udp_source_port[8] <= m_udp_source_port_reg[8].DB_MAX_OUTPUT_PORT_TYPE
m_udp_source_port[9] <= m_udp_source_port_reg[9].DB_MAX_OUTPUT_PORT_TYPE
m_udp_source_port[10] <= m_udp_source_port_reg[10].DB_MAX_OUTPUT_PORT_TYPE
m_udp_source_port[11] <= m_udp_source_port_reg[11].DB_MAX_OUTPUT_PORT_TYPE
m_udp_source_port[12] <= m_udp_source_port_reg[12].DB_MAX_OUTPUT_PORT_TYPE
m_udp_source_port[13] <= m_udp_source_port_reg[13].DB_MAX_OUTPUT_PORT_TYPE
m_udp_source_port[14] <= m_udp_source_port_reg[14].DB_MAX_OUTPUT_PORT_TYPE
m_udp_source_port[15] <= m_udp_source_port_reg[15].DB_MAX_OUTPUT_PORT_TYPE
m_udp_dest_port[0] <= m_udp_dest_port_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_udp_dest_port[1] <= m_udp_dest_port_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_udp_dest_port[2] <= m_udp_dest_port_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_udp_dest_port[3] <= m_udp_dest_port_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_udp_dest_port[4] <= m_udp_dest_port_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_udp_dest_port[5] <= m_udp_dest_port_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_udp_dest_port[6] <= m_udp_dest_port_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_udp_dest_port[7] <= m_udp_dest_port_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_udp_dest_port[8] <= m_udp_dest_port_reg[8].DB_MAX_OUTPUT_PORT_TYPE
m_udp_dest_port[9] <= m_udp_dest_port_reg[9].DB_MAX_OUTPUT_PORT_TYPE
m_udp_dest_port[10] <= m_udp_dest_port_reg[10].DB_MAX_OUTPUT_PORT_TYPE
m_udp_dest_port[11] <= m_udp_dest_port_reg[11].DB_MAX_OUTPUT_PORT_TYPE
m_udp_dest_port[12] <= m_udp_dest_port_reg[12].DB_MAX_OUTPUT_PORT_TYPE
m_udp_dest_port[13] <= m_udp_dest_port_reg[13].DB_MAX_OUTPUT_PORT_TYPE
m_udp_dest_port[14] <= m_udp_dest_port_reg[14].DB_MAX_OUTPUT_PORT_TYPE
m_udp_dest_port[15] <= m_udp_dest_port_reg[15].DB_MAX_OUTPUT_PORT_TYPE
m_udp_length[0] <= m_udp_length_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_udp_length[1] <= m_udp_length_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_udp_length[2] <= m_udp_length_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_udp_length[3] <= m_udp_length_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_udp_length[4] <= m_udp_length_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_udp_length[5] <= m_udp_length_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_udp_length[6] <= m_udp_length_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_udp_length[7] <= m_udp_length_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_udp_length[8] <= m_udp_length_reg[8].DB_MAX_OUTPUT_PORT_TYPE
m_udp_length[9] <= m_udp_length_reg[9].DB_MAX_OUTPUT_PORT_TYPE
m_udp_length[10] <= m_udp_length_reg[10].DB_MAX_OUTPUT_PORT_TYPE
m_udp_length[11] <= m_udp_length_reg[11].DB_MAX_OUTPUT_PORT_TYPE
m_udp_length[12] <= m_udp_length_reg[12].DB_MAX_OUTPUT_PORT_TYPE
m_udp_length[13] <= m_udp_length_reg[13].DB_MAX_OUTPUT_PORT_TYPE
m_udp_length[14] <= m_udp_length_reg[14].DB_MAX_OUTPUT_PORT_TYPE
m_udp_length[15] <= m_udp_length_reg[15].DB_MAX_OUTPUT_PORT_TYPE
m_udp_checksum[0] <= m_udp_checksum_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_udp_checksum[1] <= m_udp_checksum_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_udp_checksum[2] <= m_udp_checksum_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_udp_checksum[3] <= m_udp_checksum_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_udp_checksum[4] <= m_udp_checksum_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_udp_checksum[5] <= m_udp_checksum_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_udp_checksum[6] <= m_udp_checksum_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_udp_checksum[7] <= m_udp_checksum_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_udp_checksum[8] <= m_udp_checksum_reg[8].DB_MAX_OUTPUT_PORT_TYPE
m_udp_checksum[9] <= m_udp_checksum_reg[9].DB_MAX_OUTPUT_PORT_TYPE
m_udp_checksum[10] <= m_udp_checksum_reg[10].DB_MAX_OUTPUT_PORT_TYPE
m_udp_checksum[11] <= m_udp_checksum_reg[11].DB_MAX_OUTPUT_PORT_TYPE
m_udp_checksum[12] <= m_udp_checksum_reg[12].DB_MAX_OUTPUT_PORT_TYPE
m_udp_checksum[13] <= m_udp_checksum_reg[13].DB_MAX_OUTPUT_PORT_TYPE
m_udp_checksum[14] <= m_udp_checksum_reg[14].DB_MAX_OUTPUT_PORT_TYPE
m_udp_checksum[15] <= m_udp_checksum_reg[15].DB_MAX_OUTPUT_PORT_TYPE
m_udp_payload_axis_tdata[0] <= axis_fifo:payload_fifo.m_axis_tdata
m_udp_payload_axis_tdata[1] <= axis_fifo:payload_fifo.m_axis_tdata
m_udp_payload_axis_tdata[2] <= axis_fifo:payload_fifo.m_axis_tdata
m_udp_payload_axis_tdata[3] <= axis_fifo:payload_fifo.m_axis_tdata
m_udp_payload_axis_tdata[4] <= axis_fifo:payload_fifo.m_axis_tdata
m_udp_payload_axis_tdata[5] <= axis_fifo:payload_fifo.m_axis_tdata
m_udp_payload_axis_tdata[6] <= axis_fifo:payload_fifo.m_axis_tdata
m_udp_payload_axis_tdata[7] <= axis_fifo:payload_fifo.m_axis_tdata
m_udp_payload_axis_tvalid <= axis_fifo:payload_fifo.m_axis_tvalid
m_udp_payload_axis_tready => m_udp_payload_fifo_tready.IN1
m_udp_payload_axis_tlast <= axis_fifo:payload_fifo.m_axis_tlast
m_udp_payload_axis_tuser <= axis_fifo:payload_fifo.m_axis_tuser
busy <= busy_reg.DB_MAX_OUTPUT_PORT_TYPE


|fyp_max10_tse_top|fyp_transmission:fyp_transmission1|fyp_udp_ip:fyp_udp_ip1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo
clk => mem.we_a.CLK
clk => mem.waddr_a[10].CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => m_axis_reg[0].CLK
clk => m_axis_reg[1].CLK
clk => m_axis_reg[2].CLK
clk => m_axis_reg[3].CLK
clk => m_axis_reg[4].CLK
clk => m_axis_reg[5].CLK
clk => m_axis_reg[6].CLK
clk => m_axis_reg[7].CLK
clk => m_axis_reg[8].CLK
clk => m_axis_reg[9].CLK
clk => m_axis_tvalid_reg.CLK
clk => mem_read_data_reg[0].CLK
clk => mem_read_data_reg[1].CLK
clk => mem_read_data_reg[2].CLK
clk => mem_read_data_reg[3].CLK
clk => mem_read_data_reg[4].CLK
clk => mem_read_data_reg[5].CLK
clk => mem_read_data_reg[6].CLK
clk => mem_read_data_reg[7].CLK
clk => mem_read_data_reg[8].CLK
clk => mem_read_data_reg[9].CLK
clk => rd_addr_reg[0].CLK
clk => rd_addr_reg[1].CLK
clk => rd_addr_reg[2].CLK
clk => rd_addr_reg[3].CLK
clk => rd_addr_reg[4].CLK
clk => rd_addr_reg[5].CLK
clk => rd_addr_reg[6].CLK
clk => rd_addr_reg[7].CLK
clk => rd_addr_reg[8].CLK
clk => rd_addr_reg[9].CLK
clk => rd_addr_reg[10].CLK
clk => mem_read_data_valid_reg.CLK
clk => rd_ptr_reg[0].CLK
clk => rd_ptr_reg[1].CLK
clk => rd_ptr_reg[2].CLK
clk => rd_ptr_reg[3].CLK
clk => rd_ptr_reg[4].CLK
clk => rd_ptr_reg[5].CLK
clk => rd_ptr_reg[6].CLK
clk => rd_ptr_reg[7].CLK
clk => rd_ptr_reg[8].CLK
clk => rd_ptr_reg[9].CLK
clk => rd_ptr_reg[10].CLK
clk => rd_ptr_reg[11].CLK
clk => wr_addr_reg[0].CLK
clk => wr_addr_reg[1].CLK
clk => wr_addr_reg[2].CLK
clk => wr_addr_reg[3].CLK
clk => wr_addr_reg[4].CLK
clk => wr_addr_reg[5].CLK
clk => wr_addr_reg[6].CLK
clk => wr_addr_reg[7].CLK
clk => wr_addr_reg[8].CLK
clk => wr_addr_reg[9].CLK
clk => wr_addr_reg[10].CLK
clk => good_frame_reg.CLK
clk => bad_frame_reg.CLK
clk => overflow_reg.CLK
clk => wr_ptr_reg[0].CLK
clk => wr_ptr_reg[1].CLK
clk => wr_ptr_reg[2].CLK
clk => wr_ptr_reg[3].CLK
clk => wr_ptr_reg[4].CLK
clk => wr_ptr_reg[5].CLK
clk => wr_ptr_reg[6].CLK
clk => wr_ptr_reg[7].CLK
clk => wr_ptr_reg[8].CLK
clk => wr_ptr_reg[9].CLK
clk => wr_ptr_reg[10].CLK
clk => wr_ptr_reg[11].CLK
clk => mem.CLK0
rst => wr_ptr_reg.OUTPUTSELECT
rst => wr_ptr_reg.OUTPUTSELECT
rst => wr_ptr_reg.OUTPUTSELECT
rst => wr_ptr_reg.OUTPUTSELECT
rst => wr_ptr_reg.OUTPUTSELECT
rst => wr_ptr_reg.OUTPUTSELECT
rst => wr_ptr_reg.OUTPUTSELECT
rst => wr_ptr_reg.OUTPUTSELECT
rst => wr_ptr_reg.OUTPUTSELECT
rst => wr_ptr_reg.OUTPUTSELECT
rst => wr_ptr_reg.OUTPUTSELECT
rst => wr_ptr_reg.OUTPUTSELECT
rst => rd_ptr_reg.OUTPUTSELECT
rst => rd_ptr_reg.OUTPUTSELECT
rst => rd_ptr_reg.OUTPUTSELECT
rst => rd_ptr_reg.OUTPUTSELECT
rst => rd_ptr_reg.OUTPUTSELECT
rst => rd_ptr_reg.OUTPUTSELECT
rst => rd_ptr_reg.OUTPUTSELECT
rst => rd_ptr_reg.OUTPUTSELECT
rst => rd_ptr_reg.OUTPUTSELECT
rst => rd_ptr_reg.OUTPUTSELECT
rst => rd_ptr_reg.OUTPUTSELECT
rst => rd_ptr_reg.OUTPUTSELECT
rst => mem_read_data_valid_reg.OUTPUTSELECT
rst => m_axis_tvalid_reg.OUTPUTSELECT
s_axis_tdata[0] => mem.data_a[0].DATAIN
s_axis_tdata[0] => mem.DATAIN
s_axis_tdata[1] => mem.data_a[1].DATAIN
s_axis_tdata[1] => mem.DATAIN1
s_axis_tdata[2] => mem.data_a[2].DATAIN
s_axis_tdata[2] => mem.DATAIN2
s_axis_tdata[3] => mem.data_a[3].DATAIN
s_axis_tdata[3] => mem.DATAIN3
s_axis_tdata[4] => mem.data_a[4].DATAIN
s_axis_tdata[4] => mem.DATAIN4
s_axis_tdata[5] => mem.data_a[5].DATAIN
s_axis_tdata[5] => mem.DATAIN5
s_axis_tdata[6] => mem.data_a[6].DATAIN
s_axis_tdata[6] => mem.DATAIN6
s_axis_tdata[7] => mem.data_a[7].DATAIN
s_axis_tdata[7] => mem.DATAIN7
s_axis_tkeep[0] => ~NO_FANOUT~
s_axis_tvalid => always0.IN1
s_axis_tready <= full.DB_MAX_OUTPUT_PORT_TYPE
s_axis_tlast => mem.data_a[8].DATAIN
s_axis_tlast => mem.DATAIN8
s_axis_tid[0] => ~NO_FANOUT~
s_axis_tid[1] => ~NO_FANOUT~
s_axis_tid[2] => ~NO_FANOUT~
s_axis_tid[3] => ~NO_FANOUT~
s_axis_tid[4] => ~NO_FANOUT~
s_axis_tid[5] => ~NO_FANOUT~
s_axis_tid[6] => ~NO_FANOUT~
s_axis_tid[7] => ~NO_FANOUT~
s_axis_tdest[0] => ~NO_FANOUT~
s_axis_tdest[1] => ~NO_FANOUT~
s_axis_tdest[2] => ~NO_FANOUT~
s_axis_tdest[3] => ~NO_FANOUT~
s_axis_tdest[4] => ~NO_FANOUT~
s_axis_tdest[5] => ~NO_FANOUT~
s_axis_tdest[6] => ~NO_FANOUT~
s_axis_tdest[7] => ~NO_FANOUT~
s_axis_tuser[0] => mem.data_a[9].DATAIN
s_axis_tuser[0] => mem.DATAIN9
m_axis_tdata[0] <= m_axis_reg[0].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[1] <= m_axis_reg[1].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[2] <= m_axis_reg[2].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[3] <= m_axis_reg[3].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[4] <= m_axis_reg[4].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[5] <= m_axis_reg[5].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[6] <= m_axis_reg[6].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tdata[7] <= m_axis_reg[7].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tkeep[0] <= <VCC>
m_axis_tvalid <= m_axis_tvalid_reg.DB_MAX_OUTPUT_PORT_TYPE
m_axis_tready => always4.IN1
m_axis_tlast <= m_axis_reg[8].DB_MAX_OUTPUT_PORT_TYPE
m_axis_tid[0] <= <GND>
m_axis_tid[1] <= <GND>
m_axis_tid[2] <= <GND>
m_axis_tid[3] <= <GND>
m_axis_tid[4] <= <GND>
m_axis_tid[5] <= <GND>
m_axis_tid[6] <= <GND>
m_axis_tid[7] <= <GND>
m_axis_tdest[0] <= <GND>
m_axis_tdest[1] <= <GND>
m_axis_tdest[2] <= <GND>
m_axis_tdest[3] <= <GND>
m_axis_tdest[4] <= <GND>
m_axis_tdest[5] <= <GND>
m_axis_tdest[6] <= <GND>
m_axis_tdest[7] <= <GND>
m_axis_tuser[0] <= m_axis_reg[9].DB_MAX_OUTPUT_PORT_TYPE
status_overflow <= overflow_reg.DB_MAX_OUTPUT_PORT_TYPE
status_bad_frame <= bad_frame_reg.DB_MAX_OUTPUT_PORT_TYPE
status_good_frame <= good_frame_reg.DB_MAX_OUTPUT_PORT_TYPE


