IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.54        Core1: 40.80        
Core2: 26.23        Core3: 32.00        
Core4: 25.07        Core5: 46.67        
Core6: 24.70        Core7: 32.47        
Core8: 27.80        Core9: 24.09        
Core10: 26.23        Core11: 31.38        
Core12: 24.80        Core13: 47.79        
Core14: 26.39        Core15: 31.53        
Core16: 27.37        Core17: 28.63        
Core18: 27.67        Core19: 49.73        
Core20: 25.35        Core21: 34.94        
Core22: 26.09        Core23: 49.04        
Core24: 28.62        Core25: 34.43        
Core26: 27.58        Core27: 33.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.11
Socket1: 39.48
DDR read Latency(ns)
Socket0: 47542.04
Socket1: 208.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.98        Core1: 40.62        
Core2: 26.48        Core3: 31.74        
Core4: 26.07        Core5: 46.62        
Core6: 27.98        Core7: 33.17        
Core8: 26.99        Core9: 23.95        
Core10: 26.15        Core11: 31.13        
Core12: 25.50        Core13: 47.99        
Core14: 26.70        Core15: 33.21        
Core16: 30.20        Core17: 27.32        
Core18: 27.88        Core19: 49.68        
Core20: 26.79        Core21: 35.23        
Core22: 28.06        Core23: 48.89        
Core24: 28.59        Core25: 34.96        
Core26: 27.07        Core27: 34.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 39.51
DDR read Latency(ns)
Socket0: 47574.59
Socket1: 208.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.59        Core1: 40.60        
Core2: 21.78        Core3: 31.98        
Core4: 22.60        Core5: 44.42        
Core6: 23.77        Core7: 33.29        
Core8: 19.84        Core9: 22.97        
Core10: 26.63        Core11: 33.42        
Core12: 26.21        Core13: 47.79        
Core14: 27.81        Core15: 32.55        
Core16: 26.57        Core17: 25.96        
Core18: 27.73        Core19: 49.22        
Core20: 26.90        Core21: 35.10        
Core22: 27.92        Core23: 48.66        
Core24: 27.70        Core25: 33.99        
Core26: 26.73        Core27: 34.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.65
Socket1: 39.02
DDR read Latency(ns)
Socket0: 45530.18
Socket1: 210.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.72        Core1: 40.13        
Core2: 26.59        Core3: 31.49        
Core4: 26.82        Core5: 45.04        
Core6: 27.79        Core7: 33.05        
Core8: 25.80        Core9: 23.68        
Core10: 27.35        Core11: 31.37        
Core12: 25.58        Core13: 47.45        
Core14: 26.99        Core15: 31.53        
Core16: 26.78        Core17: 28.35        
Core18: 28.42        Core19: 48.94        
Core20: 25.98        Core21: 34.73        
Core22: 27.82        Core23: 47.99        
Core24: 28.45        Core25: 33.43        
Core26: 28.00        Core27: 34.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.44
Socket1: 38.87
DDR read Latency(ns)
Socket0: 49028.35
Socket1: 211.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.34        Core1: 40.61        
Core2: 27.01        Core3: 31.88        
Core4: 26.20        Core5: 46.84        
Core6: 28.24        Core7: 33.27        
Core8: 27.45        Core9: 24.07        
Core10: 26.23        Core11: 31.46        
Core12: 26.42        Core13: 47.91        
Core14: 25.90        Core15: 31.09        
Core16: 26.99        Core17: 29.06        
Core18: 28.84        Core19: 49.95        
Core20: 27.28        Core21: 35.05        
Core22: 27.69        Core23: 48.62        
Core24: 28.97        Core25: 34.66        
Core26: 29.24        Core27: 34.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 39.55
DDR read Latency(ns)
Socket0: 48810.26
Socket1: 210.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.50        Core1: 40.32        
Core2: 27.98        Core3: 31.38        
Core4: 26.67        Core5: 46.88        
Core6: 28.70        Core7: 33.12        
Core8: 27.19        Core9: 23.93        
Core10: 25.37        Core11: 32.47        
Core12: 26.84        Core13: 47.98        
Core14: 27.47        Core15: 32.21        
Core16: 26.07        Core17: 29.21        
Core18: 28.78        Core19: 49.59        
Core20: 27.44        Core21: 35.34        
Core22: 26.47        Core23: 48.87        
Core24: 26.29        Core25: 34.51        
Core26: 28.02        Core27: 34.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.76
Socket1: 39.58
DDR read Latency(ns)
Socket0: 48835.85
Socket1: 209.43
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.72        Core1: 49.05        
Core2: 26.79        Core3: 32.81        
Core4: 27.87        Core5: 48.64        
Core6: 26.45        Core7: 35.43        
Core8: 25.79        Core9: 35.77        
Core10: 26.74        Core11: 35.35        
Core12: 25.41        Core13: 48.49        
Core14: 29.38        Core15: 34.44        
Core16: 27.16        Core17: 49.01        
Core18: 27.68        Core19: 47.96        
Core20: 28.11        Core21: 36.61        
Core22: 27.33        Core23: 47.26        
Core24: 29.28        Core25: 36.27        
Core26: 29.07        Core27: 34.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.83
Socket1: 42.85
DDR read Latency(ns)
Socket0: 45295.78
Socket1: 197.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.69        Core1: 49.26        
Core2: 26.95        Core3: 34.52        
Core4: 28.60        Core5: 48.56        
Core6: 28.79        Core7: 34.98        
Core8: 29.23        Core9: 33.94        
Core10: 26.82        Core11: 35.13        
Core12: 26.90        Core13: 48.83        
Core14: 26.36        Core15: 35.07        
Core16: 26.53        Core17: 48.59        
Core18: 26.45        Core19: 44.22        
Core20: 27.23        Core21: 36.49        
Core22: 27.45        Core23: 47.48        
Core24: 27.49        Core25: 35.84        
Core26: 26.16        Core27: 33.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.24
Socket1: 42.67
DDR read Latency(ns)
Socket0: 44473.70
Socket1: 197.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.76        Core1: 48.66        
Core2: 29.04        Core3: 32.39        
Core4: 22.53        Core5: 48.39        
Core6: 26.27        Core7: 35.19        
Core8: 23.35        Core9: 34.39        
Core10: 17.90        Core11: 34.82        
Core12: 21.71        Core13: 45.18        
Core14: 25.80        Core15: 34.11        
Core16: 27.69        Core17: 47.58        
Core18: 27.90        Core19: 47.35        
Core20: 27.54        Core21: 36.28        
Core22: 27.77        Core23: 46.96        
Core24: 28.14        Core25: 36.24        
Core26: 27.62        Core27: 34.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.57
Socket1: 42.15
DDR read Latency(ns)
Socket0: 43595.66
Socket1: 199.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.85        Core1: 48.49        
Core2: 27.55        Core3: 32.19        
Core4: 27.22        Core5: 48.03        
Core6: 25.67        Core7: 34.62        
Core8: 27.71        Core9: 34.90        
Core10: 26.21        Core11: 34.56        
Core12: 29.31        Core13: 47.83        
Core14: 28.63        Core15: 33.95        
Core16: 25.77        Core17: 43.02        
Core18: 29.44        Core19: 39.84        
Core20: 27.11        Core21: 35.85        
Core22: 27.32        Core23: 46.56        
Core24: 25.95        Core25: 35.40        
Core26: 27.63        Core27: 33.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.53
Socket1: 41.17
DDR read Latency(ns)
Socket0: 45619.48
Socket1: 201.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.31        Core1: 48.90        
Core2: 29.76        Core3: 32.54        
Core4: 29.40        Core5: 48.47        
Core6: 26.29        Core7: 35.17        
Core8: 28.65        Core9: 36.10        
Core10: 26.37        Core11: 35.22        
Core12: 29.07        Core13: 48.42        
Core14: 27.22        Core15: 34.53        
Core16: 28.06        Core17: 46.13        
Core18: 29.26        Core19: 48.01        
Core20: 29.15        Core21: 36.04        
Core22: 26.91        Core23: 47.00        
Core24: 30.34        Core25: 36.03        
Core26: 27.68        Core27: 34.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.51
Socket1: 42.45
DDR read Latency(ns)
Socket0: 45058.21
Socket1: 198.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.34        Core1: 48.87        
Core2: 26.92        Core3: 32.77        
Core4: 29.02        Core5: 48.56        
Core6: 27.37        Core7: 35.18        
Core8: 27.20        Core9: 34.81        
Core10: 25.92        Core11: 35.26        
Core12: 27.83        Core13: 48.28        
Core14: 28.43        Core15: 34.52        
Core16: 28.08        Core17: 47.15        
Core18: 28.20        Core19: 45.39        
Core20: 26.38        Core21: 36.44        
Core22: 26.68        Core23: 46.90        
Core24: 27.08        Core25: 35.89        
Core26: 27.86        Core27: 33.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.97
Socket1: 42.34
DDR read Latency(ns)
Socket0: 44391.02
Socket1: 198.89
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.73        Core1: 43.99        
Core2: 23.40        Core3: 29.04        
Core4: 26.93        Core5: 35.07        
Core6: 26.12        Core7: 29.64        
Core8: 24.99        Core9: 25.14        
Core10: 24.27        Core11: 29.25        
Core12: 26.51        Core13: 30.91        
Core14: 26.10        Core15: 28.05        
Core16: 27.15        Core17: 44.22        
Core18: 28.19        Core19: 29.86        
Core20: 26.89        Core21: 30.84        
Core22: 26.50        Core23: 39.46        
Core24: 26.91        Core25: 30.01        
Core26: 27.92        Core27: 30.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.66
Socket1: 34.49
DDR read Latency(ns)
Socket0: 50650.65
Socket1: 234.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.26        Core1: 44.37        
Core2: 23.78        Core3: 29.83        
Core4: 26.88        Core5: 36.38        
Core6: 26.50        Core7: 29.26        
Core8: 25.26        Core9: 26.52        
Core10: 24.79        Core11: 30.87        
Core12: 24.95        Core13: 31.34        
Core14: 26.45        Core15: 28.74        
Core16: 26.73        Core17: 44.63        
Core18: 27.33        Core19: 32.48        
Core20: 26.52        Core21: 31.71        
Core22: 27.17        Core23: 42.03        
Core24: 28.09        Core25: 29.25        
Core26: 26.43        Core27: 31.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.67
Socket1: 35.38
DDR read Latency(ns)
Socket0: 50453.23
Socket1: 229.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.82        Core1: 44.59        
Core2: 26.35        Core3: 29.78        
Core4: 26.85        Core5: 36.56        
Core6: 15.65        Core7: 30.24        
Core8: 26.23        Core9: 26.71        
Core10: 24.87        Core11: 30.56        
Core12: 24.79        Core13: 30.99        
Core14: 16.95        Core15: 29.37        
Core16: 22.21        Core17: 44.91        
Core18: 18.54        Core19: 32.70        
Core20: 27.02        Core21: 31.73        
Core22: 27.80        Core23: 42.34        
Core24: 26.52        Core25: 29.61        
Core26: 27.44        Core27: 31.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.18
Socket1: 35.57
DDR read Latency(ns)
Socket0: 49276.83
Socket1: 228.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.72        Core1: 37.96        
Core2: 25.84        Core3: 28.63        
Core4: 26.23        Core5: 35.96        
Core6: 24.87        Core7: 29.57        
Core8: 26.27        Core9: 24.89        
Core10: 25.04        Core11: 28.14        
Core12: 24.35        Core13: 30.16        
Core14: 24.57        Core15: 28.18        
Core16: 28.16        Core17: 44.44        
Core18: 28.51        Core19: 31.81        
Core20: 28.90        Core21: 30.45        
Core22: 27.25        Core23: 41.15        
Core24: 26.46        Core25: 29.15        
Core26: 28.57        Core27: 29.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.18
Socket1: 33.77
DDR read Latency(ns)
Socket0: 50270.27
Socket1: 241.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.67        Core1: 44.14        
Core2: 24.20        Core3: 29.43        
Core4: 25.47        Core5: 36.10        
Core6: 24.99        Core7: 30.71        
Core8: 27.06        Core9: 26.46        
Core10: 23.87        Core11: 29.87        
Core12: 25.58        Core13: 31.32        
Core14: 24.86        Core15: 28.74        
Core16: 25.36        Core17: 44.69        
Core18: 26.87        Core19: 32.01        
Core20: 26.98        Core21: 31.34        
Core22: 27.03        Core23: 41.51        
Core24: 28.10        Core25: 29.75        
Core26: 26.51        Core27: 31.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.37
Socket1: 35.25
DDR read Latency(ns)
Socket0: 50279.33
Socket1: 232.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.36        Core1: 44.05        
Core2: 25.05        Core3: 29.61        
Core4: 25.77        Core5: 36.41        
Core6: 25.85        Core7: 30.93        
Core8: 25.68        Core9: 26.28        
Core10: 25.41        Core11: 30.54        
Core12: 25.62        Core13: 30.45        
Core14: 25.34        Core15: 27.88        
Core16: 25.82        Core17: 44.29        
Core18: 27.24        Core19: 31.87        
Core20: 27.85        Core21: 31.64        
Core22: 27.54        Core23: 41.29        
Core24: 27.81        Core25: 29.79        
Core26: 26.74        Core27: 30.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.42
Socket1: 35.17
DDR read Latency(ns)
Socket0: 48851.47
Socket1: 231.03
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.95        Core1: 39.73        
Core2: 25.44        Core3: 32.28        
Core4: 27.59        Core5: 43.99        
Core6: 27.97        Core7: 33.52        
Core8: 25.53        Core9: 30.04        
Core10: 25.59        Core11: 29.33        
Core12: 25.05        Core13: 46.85        
Core14: 27.79        Core15: 32.54        
Core16: 30.95        Core17: 36.39        
Core18: 28.95        Core19: 47.91        
Core20: 29.15        Core21: 35.02        
Core22: 27.61        Core23: 49.23        
Core24: 28.36        Core25: 32.46        
Core26: 29.79        Core27: 32.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.77
Socket1: 38.69
DDR read Latency(ns)
Socket0: 47973.15
Socket1: 211.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.51        Core1: 39.43        
Core2: 25.83        Core3: 30.87        
Core4: 26.27        Core5: 43.65        
Core6: 27.48        Core7: 33.39        
Core8: 26.07        Core9: 30.28        
Core10: 27.69        Core11: 29.43        
Core12: 27.11        Core13: 46.70        
Core14: 27.44        Core15: 32.31        
Core16: 26.48        Core17: 36.11        
Core18: 27.62        Core19: 47.63        
Core20: 26.99        Core21: 34.51        
Core22: 26.81        Core23: 48.70        
Core24: 28.93        Core25: 33.41        
Core26: 29.21        Core27: 33.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.47
Socket1: 38.43
DDR read Latency(ns)
Socket0: 48791.27
Socket1: 213.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.97        Core1: 30.12        
Core2: 19.51        Core3: 30.04        
Core4: 20.81        Core5: 43.17        
Core6: 19.67        Core7: 32.39        
Core8: 27.61        Core9: 26.97        
Core10: 27.30        Core11: 28.70        
Core12: 26.16        Core13: 46.00        
Core14: 26.98        Core15: 31.71        
Core16: 22.45        Core17: 35.67        
Core18: 14.63        Core19: 47.59        
Core20: 27.44        Core21: 33.73        
Core22: 26.76        Core23: 48.50        
Core24: 27.28        Core25: 31.96        
Core26: 30.09        Core27: 31.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.84
Socket1: 36.50
DDR read Latency(ns)
Socket0: 47267.54
Socket1: 223.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.88        Core1: 34.87        
Core2: 26.31        Core3: 30.95        
Core4: 26.20        Core5: 43.59        
Core6: 28.68        Core7: 32.35        
Core8: 27.39        Core9: 28.12        
Core10: 25.09        Core11: 29.11        
Core12: 25.39        Core13: 46.47        
Core14: 27.37        Core15: 32.24        
Core16: 27.10        Core17: 35.90        
Core18: 26.08        Core19: 47.89        
Core20: 27.32        Core21: 34.22        
Core22: 25.78        Core23: 49.09        
Core24: 27.54        Core25: 32.52        
Core26: 27.82        Core27: 32.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.38
Socket1: 37.58
DDR read Latency(ns)
Socket0: 48863.02
Socket1: 218.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.17        Core1: 39.43        
Core2: 26.43        Core3: 31.29        
Core4: 26.81        Core5: 43.72        
Core6: 28.24        Core7: 33.19        
Core8: 26.86        Core9: 30.01        
Core10: 27.54        Core11: 30.07        
Core12: 27.09        Core13: 46.72        
Core14: 28.74        Core15: 32.32        
Core16: 26.06        Core17: 36.15        
Core18: 27.52        Core19: 48.13        
Core20: 25.88        Core21: 34.33        
Core22: 27.69        Core23: 48.93        
Core24: 30.10        Core25: 32.96        
Core26: 27.40        Core27: 33.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.37
Socket1: 38.54
DDR read Latency(ns)
Socket0: 49700.76
Socket1: 213.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.61        Core1: 39.77        
Core2: 26.82        Core3: 31.71        
Core4: 27.17        Core5: 43.92        
Core6: 25.99        Core7: 33.22        
Core8: 25.11        Core9: 29.79        
Core10: 25.15        Core11: 30.15        
Core12: 25.93        Core13: 47.00        
Core14: 26.29        Core15: 32.23        
Core16: 27.76        Core17: 36.31        
Core18: 26.94        Core19: 48.14        
Core20: 27.97        Core21: 34.08        
Core22: 26.93        Core23: 48.54        
Core24: 25.61        Core25: 33.20        
Core26: 27.53        Core27: 33.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.53
Socket1: 38.65
DDR read Latency(ns)
Socket0: 48672.14
Socket1: 211.75
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.46        Core1: 35.56        
Core2: 27.43        Core3: 29.61        
Core4: 25.74        Core5: 37.70        
Core6: 26.47        Core7: 30.63        
Core8: 27.22        Core9: 23.66        
Core10: 24.79        Core11: 31.79        
Core12: 27.70        Core13: 48.60        
Core14: 27.66        Core15: 30.76        
Core16: 26.78        Core17: 48.75        
Core18: 26.76        Core19: 28.03        
Core20: 26.76        Core21: 34.07        
Core22: 27.32        Core23: 45.56        
Core24: 27.46        Core25: 33.11        
Core26: 27.06        Core27: 30.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.26
Socket1: 35.96
DDR read Latency(ns)
Socket0: 44228.65
Socket1: 227.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.53        Core1: 37.20        
Core2: 27.85        Core3: 30.61        
Core4: 28.90        Core5: 40.13        
Core6: 26.37        Core7: 31.18        
Core8: 27.85        Core9: 24.58        
Core10: 26.15        Core11: 31.83        
Core12: 25.35        Core13: 48.53        
Core14: 26.99        Core15: 31.52        
Core16: 26.40        Core17: 48.76        
Core18: 27.00        Core19: 36.52        
Core20: 27.01        Core21: 34.40        
Core22: 26.53        Core23: 45.62        
Core24: 28.48        Core25: 33.20        
Core26: 26.60        Core27: 31.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.92
Socket1: 37.50
DDR read Latency(ns)
Socket0: 44776.11
Socket1: 220.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.52        Core1: 36.41        
Core2: 23.39        Core3: 30.21        
Core4: 19.51        Core5: 39.61        
Core6: 20.42        Core7: 30.52        
Core8: 19.57        Core9: 24.40        
Core10: 21.76        Core11: 31.11        
Core12: 15.12        Core13: 48.66        
Core14: 28.10        Core15: 30.17        
Core16: 26.91        Core17: 48.18        
Core18: 28.28        Core19: 22.93        
Core20: 27.62        Core21: 33.85        
Core22: 27.64        Core23: 45.84        
Core24: 29.07        Core25: 32.57        
Core26: 28.09        Core27: 30.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.19
Socket1: 35.84
DDR read Latency(ns)
Socket0: 43711.37
Socket1: 229.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.30        Core1: 37.17        
Core2: 27.18        Core3: 29.72        
Core4: 28.11        Core5: 40.61        
Core6: 28.05        Core7: 30.50        
Core8: 30.51        Core9: 24.74        
Core10: 27.18        Core11: 31.45        
Core12: 28.38        Core13: 49.19        
Core14: 29.72        Core15: 30.86        
Core16: 28.87        Core17: 48.67        
Core18: 27.81        Core19: 27.05        
Core20: 26.83        Core21: 33.59        
Core22: 27.71        Core23: 44.28        
Core24: 28.22        Core25: 33.17        
Core26: 29.14        Core27: 30.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.37
Socket1: 36.53
DDR read Latency(ns)
Socket0: 44820.60
Socket1: 226.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.89        Core1: 36.74        
Core2: 28.05        Core3: 30.40        
Core4: 25.22        Core5: 38.24        
Core6: 26.84        Core7: 30.79        
Core8: 27.48        Core9: 24.24        
Core10: 30.03        Core11: 31.69        
Core12: 29.33        Core13: 48.13        
Core14: 27.65        Core15: 31.08        
Core16: 26.33        Core17: 48.62        
Core18: 29.70        Core19: 34.99        
Core20: 29.11        Core21: 34.26        
Core22: 27.01        Core23: 45.27        
Core24: 29.82        Core25: 32.38        
Core26: 27.88        Core27: 30.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.13
Socket1: 36.82
DDR read Latency(ns)
Socket0: 44904.58
Socket1: 224.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.47        Core1: 36.34        
Core2: 28.21        Core3: 30.23        
Core4: 25.78        Core5: 40.74        
Core6: 25.98        Core7: 30.64        
Core8: 28.40        Core9: 24.32        
Core10: 26.17        Core11: 30.85        
Core12: 23.31        Core13: 49.19        
Core14: 25.05        Core15: 30.79        
Core16: 24.69        Core17: 48.08        
Core18: 26.75        Core19: 22.72        
Core20: 27.26        Core21: 33.85        
Core22: 26.62        Core23: 44.42        
Core24: 26.39        Core25: 33.02        
Core26: 26.84        Core27: 30.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.71
Socket1: 35.97
DDR read Latency(ns)
Socket0: 45413.70
Socket1: 226.88
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.08        Core1: 37.00        
Core2: 28.10        Core3: 26.68        
Core4: 28.58        Core5: 36.64        
Core6: 29.00        Core7: 30.31        
Core8: 27.99        Core9: 26.05        
Core10: 24.43        Core11: 26.12        
Core12: 25.00        Core13: 23.16        
Core14: 25.14        Core15: 30.03        
Core16: 24.12        Core17: 37.22        
Core18: 24.00        Core19: 34.62        
Core20: 25.63        Core21: 31.08        
Core22: 26.48        Core23: 31.65        
Core24: 28.26        Core25: 31.52        
Core26: 27.30        Core27: 28.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.59
Socket1: 31.78
DDR read Latency(ns)
Socket0: 46319.80
Socket1: 247.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.10        Core1: 39.12        
Core2: 30.86        Core3: 28.46        
Core4: 30.57        Core5: 38.41        
Core6: 30.07        Core7: 31.73        
Core8: 28.67        Core9: 27.33        
Core10: 29.67        Core11: 28.44        
Core12: 25.56        Core13: 44.05        
Core14: 24.70        Core15: 32.10        
Core16: 24.69        Core17: 45.75        
Core18: 24.31        Core19: 35.64        
Core20: 23.72        Core21: 33.54        
Core22: 25.97        Core23: 32.89        
Core24: 26.37        Core25: 33.47        
Core26: 27.95        Core27: 30.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.43
Socket1: 35.46
DDR read Latency(ns)
Socket0: 46014.41
Socket1: 227.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.82        Core1: 39.33        
Core2: 22.79        Core3: 28.25        
Core4: 18.21        Core5: 38.80        
Core6: 30.30        Core7: 32.35        
Core8: 28.08        Core9: 27.83        
Core10: 25.87        Core11: 28.25        
Core12: 26.73        Core13: 46.01        
Core14: 18.22        Core15: 32.55        
Core16: 21.56        Core17: 45.51        
Core18: 20.17        Core19: 36.19        
Core20: 20.70        Core21: 33.69        
Core22: 25.12        Core23: 33.11        
Core24: 26.34        Core25: 34.11        
Core26: 30.09        Core27: 31.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.52
Socket1: 35.85
DDR read Latency(ns)
Socket0: 44660.60
Socket1: 224.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.83        Core1: 39.01        
Core2: 28.46        Core3: 28.40        
Core4: 29.08        Core5: 38.65        
Core6: 28.87        Core7: 32.07        
Core8: 27.48        Core9: 27.76        
Core10: 26.47        Core11: 29.38        
Core12: 26.18        Core13: 46.41        
Core14: 26.26        Core15: 32.15        
Core16: 24.95        Core17: 45.38        
Core18: 23.63        Core19: 35.88        
Core20: 25.26        Core21: 33.50        
Core22: 26.50        Core23: 32.91        
Core24: 27.01        Core25: 33.91        
Core26: 28.98        Core27: 31.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.76
Socket1: 35.77
DDR read Latency(ns)
Socket0: 47136.94
Socket1: 227.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.52        Core1: 38.77        
Core2: 29.19        Core3: 28.49        
Core4: 28.04        Core5: 38.54        
Core6: 28.28        Core7: 31.95        
Core8: 27.65        Core9: 27.24        
Core10: 26.22        Core11: 28.34        
Core12: 26.54        Core13: 45.69        
Core14: 25.94        Core15: 32.25        
Core16: 26.10        Core17: 45.55        
Core18: 24.02        Core19: 35.94        
Core20: 25.22        Core21: 33.20        
Core22: 27.64        Core23: 32.84        
Core24: 27.65        Core25: 34.15        
Core26: 28.81        Core27: 30.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.72
Socket1: 35.60
DDR read Latency(ns)
Socket0: 45854.69
Socket1: 226.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.48        Core1: 38.98        
Core2: 27.61        Core3: 28.40        
Core4: 28.23        Core5: 38.56        
Core6: 29.23        Core7: 32.09        
Core8: 27.22        Core9: 27.95        
Core10: 27.41        Core11: 29.93        
Core12: 24.41        Core13: 46.75        
Core14: 25.28        Core15: 32.59        
Core16: 25.51        Core17: 45.53        
Core18: 24.20        Core19: 36.45        
Core20: 25.98        Core21: 33.63        
Core22: 25.02        Core23: 33.40        
Core24: 26.07        Core25: 34.05        
Core26: 26.31        Core27: 31.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.73
Socket1: 35.97
DDR read Latency(ns)
Socket0: 47388.85
Socket1: 227.34
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.81        Core1: 40.66        
Core2: 28.35        Core3: 30.53        
Core4: 28.78        Core5: 47.13        
Core6: 27.24        Core7: 32.84        
Core8: 26.65        Core9: 15.65        
Core10: 26.05        Core11: 34.08        
Core12: 25.16        Core13: 48.23        
Core14: 28.87        Core15: 31.16        
Core16: 25.75        Core17: 49.26        
Core18: 28.80        Core19: 36.79        
Core20: 26.98        Core21: 35.55        
Core22: 27.46        Core23: 29.51        
Core24: 26.92        Core25: 34.35        
Core26: 29.28        Core27: 32.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.70
Socket1: 37.66
DDR read Latency(ns)
Socket0: 45909.99
Socket1: 208.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.51        Core1: 37.44        
Core2: 28.75        Core3: 30.78        
Core4: 26.71        Core5: 46.95        
Core6: 28.50        Core7: 32.94        
Core8: 25.92        Core9: 15.64        
Core10: 27.74        Core11: 33.25        
Core12: 26.45        Core13: 48.06        
Core14: 27.81        Core15: 31.44        
Core16: 26.30        Core17: 48.64        
Core18: 28.44        Core19: 36.61        
Core20: 27.84        Core21: 35.70        
Core22: 27.46        Core23: 32.36        
Core24: 28.22        Core25: 34.52        
Core26: 28.22        Core27: 32.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.64
Socket1: 37.37
DDR read Latency(ns)
Socket0: 47020.88
Socket1: 210.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.64        Core1: 36.89        
Core2: 23.20        Core3: 30.37        
Core4: 18.25        Core5: 46.50        
Core6: 24.69        Core7: 32.24        
Core8: 21.20        Core9: 15.46        
Core10: 22.17        Core11: 33.06        
Core12: 21.47        Core13: 47.79        
Core14: 26.86        Core15: 29.77        
Core16: 27.20        Core17: 48.20        
Core18: 27.61        Core19: 35.25        
Core20: 27.52        Core21: 35.11        
Core22: 27.79        Core23: 23.44        
Core24: 29.60        Core25: 34.19        
Core26: 28.81        Core27: 31.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.33
Socket1: 36.09
DDR read Latency(ns)
Socket0: 46718.04
Socket1: 216.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.33        Core1: 37.45        
Core2: 28.08        Core3: 30.45        
Core4: 26.89        Core5: 46.89        
Core6: 28.33        Core7: 32.54        
Core8: 27.45        Core9: 15.49        
Core10: 28.38        Core11: 33.14        
Core12: 27.11        Core13: 47.85        
Core14: 28.04        Core15: 30.76        
Core16: 27.90        Core17: 48.60        
Core18: 28.05        Core19: 35.83        
Core20: 29.46        Core21: 35.15        
Core22: 28.11        Core23: 28.85        
Core24: 27.35        Core25: 34.15        
Core26: 27.54        Core27: 32.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.30
Socket1: 36.88
DDR read Latency(ns)
Socket0: 47629.94
Socket1: 212.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.73        Core1: 37.89        
Core2: 28.05        Core3: 30.40        
Core4: 30.97        Core5: 46.95        
Core6: 27.63        Core7: 32.85        
Core8: 26.06        Core9: 15.70        
Core10: 27.35        Core11: 32.73        
Core12: 26.71        Core13: 48.26        
Core14: 30.40        Core15: 30.85        
Core16: 29.16        Core17: 49.04        
Core18: 26.82        Core19: 36.36        
Core20: 26.88        Core21: 35.45        
Core22: 28.32        Core23: 31.82        
Core24: 30.53        Core25: 34.24        
Core26: 28.64        Core27: 32.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.16
Socket1: 37.28
DDR read Latency(ns)
Socket0: 47314.72
Socket1: 211.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.95        Core1: 39.84        
Core2: 26.07        Core3: 30.35        
Core4: 26.13        Core5: 46.97        
Core6: 28.03        Core7: 32.72        
Core8: 26.76        Core9: 15.56        
Core10: 27.21        Core11: 33.44        
Core12: 26.52        Core13: 48.19        
Core14: 27.44        Core15: 31.84        
Core16: 25.91        Core17: 48.83        
Core18: 26.35        Core19: 36.46        
Core20: 29.31        Core21: 35.43        
Core22: 27.83        Core23: 26.74        
Core24: 27.36        Core25: 34.49        
Core26: 27.34        Core27: 32.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.00
Socket1: 37.25
DDR read Latency(ns)
Socket0: 46818.35
Socket1: 210.73
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.42        Core1: 37.88        
Core2: 28.62        Core3: 31.93        
Core4: 25.93        Core5: 43.69        
Core6: 25.14        Core7: 33.24        
Core8: 25.70        Core9: 27.36        
Core10: 26.63        Core11: 32.44        
Core12: 25.22        Core13: 33.35        
Core14: 25.78        Core15: 32.69        
Core16: 26.53        Core17: 47.76        
Core18: 26.16        Core19: 47.53        
Core20: 25.48        Core21: 35.32        
Core22: 26.36        Core23: 46.33        
Core24: 28.59        Core25: 33.77        
Core26: 29.04        Core27: 35.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.25
Socket1: 38.78
DDR read Latency(ns)
Socket0: 49595.55
Socket1: 210.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.99        Core1: 36.26        
Core2: 27.71        Core3: 31.94        
Core4: 26.99        Core5: 45.56        
Core6: 26.33        Core7: 32.65        
Core8: 26.24        Core9: 27.36        
Core10: 25.66        Core11: 32.40        
Core12: 24.15        Core13: 35.09        
Core14: 25.89        Core15: 32.50        
Core16: 26.25        Core17: 47.80        
Core18: 28.39        Core19: 47.54        
Core20: 27.51        Core21: 35.01        
Core22: 26.06        Core23: 47.60        
Core24: 26.57        Core25: 33.78        
Core26: 26.39        Core27: 35.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.33
Socket1: 38.93
DDR read Latency(ns)
Socket0: 49551.40
Socket1: 212.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.33        Core1: 39.69        
Core2: 23.97        Core3: 32.02        
Core4: 20.57        Core5: 45.48        
Core6: 25.67        Core7: 35.18        
Core8: 25.33        Core9: 27.76        
Core10: 26.69        Core11: 34.37        
Core12: 26.14        Core13: 32.52        
Core14: 21.21        Core15: 34.48        
Core16: 26.08        Core17: 48.81        
Core18: 19.75        Core19: 46.62        
Core20: 24.68        Core21: 35.61        
Core22: 27.12        Core23: 48.01        
Core24: 27.49        Core25: 34.67        
Core26: 29.64        Core27: 36.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.52
Socket1: 39.76
DDR read Latency(ns)
Socket0: 44256.12
Socket1: 204.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.76        Core1: 38.37        
Core2: 26.29        Core3: 31.79        
Core4: 26.60        Core5: 46.18        
Core6: 26.79        Core7: 34.99        
Core8: 26.97        Core9: 27.37        
Core10: 25.94        Core11: 33.44        
Core12: 26.52        Core13: 36.96        
Core14: 25.97        Core15: 34.25        
Core16: 27.07        Core17: 48.39        
Core18: 25.43        Core19: 46.80        
Core20: 24.39        Core21: 35.61        
Core22: 24.12        Core23: 48.08        
Core24: 26.86        Core25: 34.15        
Core26: 28.38        Core27: 35.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.69
Socket1: 39.82
DDR read Latency(ns)
Socket0: 46832.51
Socket1: 206.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.49        Core1: 20.46        
Core2: 28.54        Core3: 29.65        
Core4: 27.77        Core5: 40.11        
Core6: 27.37        Core7: 29.65        
Core8: 26.60        Core9: 21.75        
Core10: 28.08        Core11: 27.59        
Core12: 23.90        Core13: 31.99        
Core14: 24.86        Core15: 29.89        
Core16: 25.97        Core17: 34.94        
Core18: 25.10        Core19: 45.21        
Core20: 27.21        Core21: 32.34        
Core22: 28.08        Core23: 41.87        
Core24: 28.12        Core25: 31.17        
Core26: 27.96        Core27: 30.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.18
Socket1: 32.42
DDR read Latency(ns)
Socket0: 51896.85
Socket1: 245.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.54        Core1: 34.55        
Core2: 26.44        Core3: 32.43        
Core4: 26.65        Core5: 43.91        
Core6: 25.03        Core7: 32.20        
Core8: 25.29        Core9: 25.35        
Core10: 26.14        Core11: 31.84        
Core12: 24.74        Core13: 34.84        
Core14: 24.59        Core15: 31.82        
Core16: 26.09        Core17: 47.92        
Core18: 25.25        Core19: 47.53        
Core20: 25.19        Core21: 34.80        
Core22: 25.20        Core23: 46.99        
Core24: 24.67        Core25: 33.51        
Core26: 26.16        Core27: 34.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.92
Socket1: 38.25
DDR read Latency(ns)
Socket0: 50362.21
Socket1: 215.15
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.47        Core1: 42.23        
Core2: 26.64        Core3: 33.28        
Core4: 25.75        Core5: 47.07        
Core6: 24.81        Core7: 35.39        
Core8: 24.81        Core9: 29.27        
Core10: 23.86        Core11: 31.03        
Core12: 25.58        Core13: 50.50        
Core14: 27.57        Core15: 33.97        
Core16: 27.25        Core17: 49.15        
Core18: 27.03        Core19: 47.41        
Core20: 25.92        Core21: 35.74        
Core22: 28.12        Core23: 31.91        
Core24: 28.09        Core25: 34.33        
Core26: 27.84        Core27: 33.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.22
Socket1: 40.45
DDR read Latency(ns)
Socket0: 47659.26
Socket1: 205.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.44        Core1: 42.62        
Core2: 26.52        Core3: 33.49        
Core4: 25.75        Core5: 47.15        
Core6: 25.39        Core7: 35.06        
Core8: 24.67        Core9: 29.36        
Core10: 23.94        Core11: 31.66        
Core12: 25.38        Core13: 50.52        
Core14: 26.58        Core15: 33.37        
Core16: 27.64        Core17: 49.04        
Core18: 28.85        Core19: 47.57        
Core20: 28.33        Core21: 35.43        
Core22: 27.97        Core23: 32.19        
Core24: 30.07        Core25: 33.77        
Core26: 29.38        Core27: 33.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.55
Socket1: 40.47
DDR read Latency(ns)
Socket0: 48605.71
Socket1: 205.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.68        Core1: 42.42        
Core2: 27.37        Core3: 32.32        
Core4: 16.13        Core5: 46.95        
Core6: 18.89        Core7: 35.02        
Core8: 20.89        Core9: 29.51        
Core10: 19.15        Core11: 30.16        
Core12: 18.44        Core13: 49.89        
Core14: 29.10        Core15: 34.07        
Core16: 26.33        Core17: 48.77        
Core18: 27.21        Core19: 47.30        
Core20: 28.57        Core21: 35.57        
Core22: 28.13        Core23: 32.45        
Core24: 28.75        Core25: 34.01        
Core26: 28.80        Core27: 33.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.86
Socket1: 40.18
DDR read Latency(ns)
Socket0: 46703.67
Socket1: 206.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.83        Core1: 42.11        
Core2: 27.64        Core3: 31.79        
Core4: 27.45        Core5: 46.91        
Core6: 25.42        Core7: 35.77        
Core8: 25.98        Core9: 30.24        
Core10: 25.79        Core11: 30.95        
Core12: 27.95        Core13: 50.27        
Core14: 29.55        Core15: 34.03        
Core16: 25.83        Core17: 49.32        
Core18: 26.91        Core19: 47.14        
Core20: 26.58        Core21: 35.60        
Core22: 28.75        Core23: 31.49        
Core24: 27.58        Core25: 33.84        
Core26: 29.07        Core27: 33.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.88
Socket1: 40.15
DDR read Latency(ns)
Socket0: 49461.64
Socket1: 208.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.14        Core1: 42.02        
Core2: 27.50        Core3: 32.76        
Core4: 27.48        Core5: 46.90        
Core6: 25.41        Core7: 36.11        
Core8: 24.64        Core9: 30.76        
Core10: 25.01        Core11: 30.01        
Core12: 26.93        Core13: 49.82        
Core14: 28.67        Core15: 34.64        
Core16: 28.90        Core17: 48.50        
Core18: 27.73        Core19: 47.03        
Core20: 28.23        Core21: 34.95        
Core22: 27.42        Core23: 30.45        
Core24: 27.00        Core25: 34.28        
Core26: 26.94        Core27: 34.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.39
Socket1: 40.04
DDR read Latency(ns)
Socket0: 48511.55
Socket1: 206.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.04        Core1: 41.96        
Core2: 27.06        Core3: 32.46        
Core4: 29.54        Core5: 46.99        
Core6: 29.42        Core7: 35.32        
Core8: 26.09        Core9: 31.14        
Core10: 27.09        Core11: 31.07        
Core12: 28.66        Core13: 50.36        
Core14: 28.77        Core15: 34.03        
Core16: 26.93        Core17: 49.19        
Core18: 28.35        Core19: 47.26        
Core20: 29.67        Core21: 35.46        
Core22: 28.99        Core23: 31.27        
Core24: 27.56        Core25: 34.05        
Core26: 28.68        Core27: 33.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.19
Socket1: 40.21
DDR read Latency(ns)
Socket0: 48849.25
Socket1: 207.74
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.12        Core1: 43.36        
Core2: 26.42        Core3: 32.69        
Core4: 27.46        Core5: 41.81        
Core6: 26.95        Core7: 32.42        
Core8: 27.10        Core9: 27.36        
Core10: 26.20        Core11: 34.86        
Core12: 27.19        Core13: 47.85        
Core14: 25.87        Core15: 31.69        
Core16: 26.31        Core17: 48.70        
Core18: 27.98        Core19: 27.10        
Core20: 28.84        Core21: 34.84        
Core22: 25.81        Core23: 37.28        
Core24: 27.41        Core25: 33.54        
Core26: 29.96        Core27: 33.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.83
Socket1: 38.12
DDR read Latency(ns)
Socket0: 49639.34
Socket1: 213.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.30        Core1: 42.49        
Core2: 28.47        Core3: 31.67        
Core4: 27.22        Core5: 38.90        
Core6: 25.15        Core7: 33.33        
Core8: 28.60        Core9: 27.06        
Core10: 25.49        Core11: 34.25        
Core12: 28.22        Core13: 47.44        
Core14: 27.27        Core15: 32.32        
Core16: 27.04        Core17: 48.56        
Core18: 26.63        Core19: 27.83        
Core20: 28.25        Core21: 34.01        
Core22: 28.63        Core23: 33.40        
Core24: 27.50        Core25: 33.68        
Core26: 28.57        Core27: 32.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.02
Socket1: 37.15
DDR read Latency(ns)
Socket0: 50089.18
Socket1: 221.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.82        Core1: 36.73        
Core2: 20.45        Core3: 30.93        
Core4: 21.45        Core5: 36.84        
Core6: 25.91        Core7: 31.12        
Core8: 23.14        Core9: 25.04        
Core10: 26.01        Core11: 32.36        
Core12: 27.82        Core13: 45.97        
Core14: 26.39        Core15: 30.38        
Core16: 28.30        Core17: 46.06        
Core18: 25.98        Core19: 22.94        
Core20: 27.72        Core21: 32.45        
Core22: 28.78        Core23: 32.29        
Core24: 27.52        Core25: 31.78        
Core26: 28.49        Core27: 30.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.60
Socket1: 34.50
DDR read Latency(ns)
Socket0: 47359.57
Socket1: 233.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.30        Core1: 41.00        
Core2: 28.19        Core3: 32.34        
Core4: 27.59        Core5: 37.73        
Core6: 26.71        Core7: 30.85        
Core8: 29.31        Core9: 26.63        
Core10: 26.08        Core11: 35.59        
Core12: 27.91        Core13: 46.50        
Core14: 26.13        Core15: 29.89        
Core16: 27.01        Core17: 47.61        
Core18: 25.44        Core19: 20.52        
Core20: 28.44        Core21: 33.19        
Core22: 30.08        Core23: 32.94        
Core24: 29.14        Core25: 32.18        
Core26: 28.82        Core27: 31.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.19
Socket1: 35.58
DDR read Latency(ns)
Socket0: 48985.06
Socket1: 224.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.34        Core1: 41.52        
Core2: 26.53        Core3: 32.50        
Core4: 27.16        Core5: 38.56        
Core6: 27.14        Core7: 31.58        
Core8: 29.98        Core9: 26.83        
Core10: 27.63        Core11: 35.51        
Core12: 26.93        Core13: 46.85        
Core14: 26.85        Core15: 30.37        
Core16: 25.06        Core17: 48.07        
Core18: 25.20        Core19: 23.04        
Core20: 29.24        Core21: 33.81        
Core22: 28.57        Core23: 33.43        
Core24: 28.65        Core25: 32.00        
Core26: 29.01        Core27: 31.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.94
Socket1: 36.17
DDR read Latency(ns)
Socket0: 50024.69
Socket1: 223.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.52        Core1: 42.07        
Core2: 28.55        Core3: 31.86        
Core4: 28.85        Core5: 37.94        
Core6: 26.91        Core7: 31.25        
Core8: 26.15        Core9: 26.59        
Core10: 24.83        Core11: 33.37        
Core12: 26.72        Core13: 46.71        
Core14: 27.10        Core15: 31.02        
Core16: 26.47        Core17: 48.18        
Core18: 26.58        Core19: 23.90        
Core20: 28.67        Core21: 33.74        
Core22: 29.99        Core23: 32.74        
Core24: 28.01        Core25: 32.42        
Core26: 29.61        Core27: 31.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.05
Socket1: 36.15
DDR read Latency(ns)
Socket0: 49772.68
Socket1: 224.73
