{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655145782200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655145782201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 13 15:43:02 2022 " "Processing started: Mon Jun 13 15:43:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655145782201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145782201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off interface_vga -c interface_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off interface_vga -c interface_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145782201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655145782384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655145782384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/ti/QUARTUS/VGA2.1/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655145789043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145789043 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "interface_vga.v(48) " "Verilog HDL Module Instantiation warning at interface_vga.v(48): ignored dangling comma in List of Port Connections" {  } { { "interface_vga.v" "" { Text "/home/ti/QUARTUS/VGA2.1/interface_vga.v" 48 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1655145789043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_vga " "Found entity 1: interface_vga" {  } { { "interface_vga.v" "" { Text "/home/ti/QUARTUS/VGA2.1/interface_vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655145789043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145789043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_vga " "Found entity 1: controlador_vga" {  } { { "controlador_vga.v" "" { Text "/home/ti/QUARTUS/VGA2.1/controlador_vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655145789044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145789044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movimenta_objetos.v 1 1 " "Found 1 design units, including 1 entities, in source file movimenta_objetos.v" { { "Info" "ISGN_ENTITY_NAME" "1 movimenta_objetos " "Found entity 1: movimenta_objetos" {  } { { "movimenta_objetos.v" "" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655145789045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145789045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "desenha_objeto.v 1 1 " "Found 1 design units, including 1 entities, in source file desenha_objeto.v" { { "Info" "ISGN_ENTITY_NAME" "1 desenha_objeto " "Found entity 1: desenha_objeto" {  } { { "desenha_objeto.v" "" { Text "/home/ti/QUARTUS/VGA2.1/desenha_objeto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655145789045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145789045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocidade_objeto.v 1 1 " "Found 1 design units, including 1 entities, in source file velocidade_objeto.v" { { "Info" "ISGN_ENTITY_NAME" "1 velocidade_objeto " "Found entity 1: velocidade_objeto" {  } { { "velocidade_objeto.v" "" { Text "/home/ti/QUARTUS/VGA2.1/velocidade_objeto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655145789046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145789046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colisao/colide_objeto.v 1 1 " "Found 1 design units, including 1 entities, in source file colisao/colide_objeto.v" { { "Info" "ISGN_ENTITY_NAME" "1 colide_objeto " "Found entity 1: colide_objeto" {  } { { "colisao/colide_objeto.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655145789046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145789046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colisao/colide_max_x.v 1 1 " "Found 1 design units, including 1 entities, in source file colisao/colide_max_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 colide_max_x " "Found entity 1: colide_max_x" {  } { { "colisao/colide_max_x.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_max_x.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655145789047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145789047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obstaculos/desenha_obstaculo .v 1 1 " "Found 1 design units, including 1 entities, in source file obstaculos/desenha_obstaculo .v" { { "Info" "ISGN_ENTITY_NAME" "1 desenha_obstaculo " "Found entity 1: desenha_obstaculo" {  } { { "obstaculos/desenha_obstaculo .v" "" { Text "/home/ti/QUARTUS/VGA2.1/obstaculos/desenha_obstaculo .v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655145789048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145789048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colisao/colide_min_x.v 1 1 " "Found 1 design units, including 1 entities, in source file colisao/colide_min_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 colide_min_x " "Found entity 1: colide_min_x" {  } { { "colisao/colide_min_x.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_x.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655145789049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145789049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colisao/colide_max_y.v 1 1 " "Found 1 design units, including 1 entities, in source file colisao/colide_max_y.v" { { "Info" "ISGN_ENTITY_NAME" "1 colide_max_y " "Found entity 1: colide_max_y" {  } { { "colisao/colide_max_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655145789049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145789049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colisao/colide_min_y.v 1 1 " "Found 1 design units, including 1 entities, in source file colisao/colide_min_y.v" { { "Info" "ISGN_ENTITY_NAME" "1 colide_min_y " "Found entity 1: colide_min_y" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655145789050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145789050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obstaculos/teste/linha_vertical.v 1 1 " "Found 1 design units, including 1 entities, in source file obstaculos/teste/linha_vertical.v" { { "Info" "ISGN_ENTITY_NAME" "1 linha_vertical " "Found entity 1: linha_vertical" {  } { { "obstaculos/teste/linha_vertical.v" "" { Text "/home/ti/QUARTUS/VGA2.1/obstaculos/teste/linha_vertical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655145789051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145789051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "obstaculos/teste/linha_horizontal.v 1 1 " "Found 1 design units, including 1 entities, in source file obstaculos/teste/linha_horizontal.v" { { "Info" "ISGN_ENTITY_NAME" "1 linha_horizontal " "Found entity 1: linha_horizontal" {  } { { "obstaculos/teste/linha_horizontal.v" "" { Text "/home/ti/QUARTUS/VGA2.1/obstaculos/teste/linha_horizontal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655145789051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145789051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vClock movimenta_objetos.v(21) " "Verilog HDL Implicit Net warning at movimenta_objetos.v(21): created implicit net for \"vClock\"" {  } { { "movimenta_objetos.v" "" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "obstaculo movimenta_objetos.v(29) " "Verilog HDL Implicit Net warning at movimenta_objetos.v(29): created implicit net for \"obstaculo\"" {  } { { "movimenta_objetos.v" "" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "desenho movimenta_objetos.v(40) " "Verilog HDL Implicit Net warning at movimenta_objetos.v(40): created implicit net for \"desenho\"" {  } { { "movimenta_objetos.v" "" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_x movimenta_objetos.v(49) " "Verilog HDL Implicit Net warning at movimenta_objetos.v(49): created implicit net for \"max_x\"" {  } { { "movimenta_objetos.v" "" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_x movimenta_objetos.v(50) " "Verilog HDL Implicit Net warning at movimenta_objetos.v(50): created implicit net for \"min_x\"" {  } { { "movimenta_objetos.v" "" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_y movimenta_objetos.v(51) " "Verilog HDL Implicit Net warning at movimenta_objetos.v(51): created implicit net for \"max_y\"" {  } { { "movimenta_objetos.v" "" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_y movimenta_objetos.v(52) " "Verilog HDL Implicit Net warning at movimenta_objetos.v(52): created implicit net for \"min_y\"" {  } { { "movimenta_objetos.v" "" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_x colide_objeto.v(23) " "Verilog HDL Implicit Net warning at colide_objeto.v(23): created implicit net for \"max_x\"" {  } { { "colisao/colide_objeto.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_x colide_objeto.v(32) " "Verilog HDL Implicit Net warning at colide_objeto.v(32): created implicit net for \"min_x\"" {  } { { "colisao/colide_objeto.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_y colide_objeto.v(41) " "Verilog HDL Implicit Net warning at colide_objeto.v(41): created implicit net for \"max_y\"" {  } { { "colisao/colide_objeto.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "min_y colide_objeto.v(50) " "Verilog HDL Implicit Net warning at colide_objeto.v(50): created implicit net for \"min_y\"" {  } { { "colisao/colide_objeto.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colide_max_y colide_max_y.v(66) " "Verilog HDL Implicit Net warning at colide_max_y.v(66): created implicit net for \"colide_max_y\"" {  } { { "colisao/colide_max_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interface_vga " "Elaborating entity \"interface_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655145789099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll_inst\"" {  } { { "interface_vga.v" "vgapll_inst" { Text "/home/ti/QUARTUS/VGA2.1/interface_vga.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:vgapll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:vgapll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "/home/ti/QUARTUS/VGA2.1/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:vgapll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:vgapll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "/home/ti/QUARTUS/VGA2.1/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:vgapll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:vgapll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655145789147 ""}  } { { "pll.v" "" { Text "/home/ti/QUARTUS/VGA2.1/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655145789147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/ti/QUARTUS/VGA2.1/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655145789192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145789192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:vgapll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:vgapll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/ti/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_vga controlador_vga:controle " "Elaborating entity \"controlador_vga\" for hierarchy \"controlador_vga:controle\"" {  } { { "interface_vga.v" "controle" { Text "/home/ti/QUARTUS/VGA2.1/interface_vga.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 controlador_vga.v(48) " "Verilog HDL assignment warning at controlador_vga.v(48): truncated value with size 32 to match size of target (10)" {  } { { "controlador_vga.v" "" { Text "/home/ti/QUARTUS/VGA2.1/controlador_vga.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655145789196 "|interface_vga|controlador_vga:controle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 controlador_vga.v(52) " "Verilog HDL assignment warning at controlador_vga.v(52): truncated value with size 32 to match size of target (10)" {  } { { "controlador_vga.v" "" { Text "/home/ti/QUARTUS/VGA2.1/controlador_vga.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655145789196 "|interface_vga|controlador_vga:controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movimenta_objetos movimenta_objetos:movimenta " "Elaborating entity \"movimenta_objetos\" for hierarchy \"movimenta_objetos:movimenta\"" {  } { { "interface_vga.v" "movimenta" { Text "/home/ti/QUARTUS/VGA2.1/interface_vga.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 movimenta_objetos.v(58) " "Verilog HDL assignment warning at movimenta_objetos.v(58): truncated value with size 32 to match size of target (10)" {  } { { "movimenta_objetos.v" "" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655145789197 "|interface_vga|movimenta_objetos:movimenta"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 movimenta_objetos.v(59) " "Verilog HDL assignment warning at movimenta_objetos.v(59): truncated value with size 32 to match size of target (10)" {  } { { "movimenta_objetos.v" "" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655145789197 "|interface_vga|movimenta_objetos:movimenta"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 movimenta_objetos.v(60) " "Verilog HDL assignment warning at movimenta_objetos.v(60): truncated value with size 32 to match size of target (9)" {  } { { "movimenta_objetos.v" "" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655145789197 "|interface_vga|movimenta_objetos:movimenta"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 movimenta_objetos.v(61) " "Verilog HDL assignment warning at movimenta_objetos.v(61): truncated value with size 32 to match size of target (9)" {  } { { "movimenta_objetos.v" "" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655145789197 "|interface_vga|movimenta_objetos:movimenta"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "desenho movimenta_objetos.v(67) " "Verilog HDL Always Construct warning at movimenta_objetos.v(67): variable \"desenho\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "movimenta_objetos.v" "" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655145789197 "|interface_vga|movimenta_objetos:movimenta"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "obstaculo movimenta_objetos.v(72) " "Verilog HDL Always Construct warning at movimenta_objetos.v(72): variable \"obstaculo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "movimenta_objetos.v" "" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1655145789197 "|interface_vga|movimenta_objetos:movimenta"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "velocidade_objeto movimenta_objetos:movimenta\|velocidade_objeto:speed " "Elaborating entity \"velocidade_objeto\" for hierarchy \"movimenta_objetos:movimenta\|velocidade_objeto:speed\"" {  } { { "movimenta_objetos.v" "speed" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 velocidade_objeto.v(15) " "Verilog HDL assignment warning at velocidade_objeto.v(15): truncated value with size 32 to match size of target (29)" {  } { { "velocidade_objeto.v" "" { Text "/home/ti/QUARTUS/VGA2.1/velocidade_objeto.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655145789198 "|interface_vga|movimenta_objetos:movimenta|velocidade_objeto:speed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "desenha_obstaculo movimenta_objetos:movimenta\|desenha_obstaculo:obstaculos " "Elaborating entity \"desenha_obstaculo\" for hierarchy \"movimenta_objetos:movimenta\|desenha_obstaculo:obstaculos\"" {  } { { "movimenta_objetos.v" "obstaculos" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "desenha_objeto movimenta_objetos:movimenta\|desenha_objeto:quadrado " "Elaborating entity \"desenha_objeto\" for hierarchy \"movimenta_objetos:movimenta\|desenha_objeto:quadrado\"" {  } { { "movimenta_objetos.v" "quadrado" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colide_objeto movimenta_objetos:movimenta\|colide_objeto:limites " "Elaborating entity \"colide_objeto\" for hierarchy \"movimenta_objetos:movimenta\|colide_objeto:limites\"" {  } { { "movimenta_objetos.v" "limites" { Text "/home/ti/QUARTUS/VGA2.1/movimenta_objetos.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colide_max_x movimenta_objetos:movimenta\|colide_objeto:limites\|colide_max_x:maxX " "Elaborating entity \"colide_max_x\" for hierarchy \"movimenta_objetos:movimenta\|colide_objeto:limites\|colide_max_x:maxX\"" {  } { { "colisao/colide_objeto.v" "maxX" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colide_min_x movimenta_objetos:movimenta\|colide_objeto:limites\|colide_min_x:minX " "Elaborating entity \"colide_min_x\" for hierarchy \"movimenta_objetos:movimenta\|colide_objeto:limites\|colide_min_x:minX\"" {  } { { "colisao/colide_objeto.v" "minX" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colide_max_y movimenta_objetos:movimenta\|colide_objeto:limites\|colide_max_y:maxY " "Elaborating entity \"colide_max_y\" for hierarchy \"movimenta_objetos:movimenta\|colide_objeto:limites\|colide_max_y:maxY\"" {  } { { "colisao/colide_objeto.v" "maxY" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789203 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "colide_max_y colide_max_y.v(66) " "Verilog HDL or VHDL warning at colide_max_y.v(66): object \"colide_max_y\" assigned a value but never read" {  } { { "colisao/colide_max_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655145789203 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_max_y:maxY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_02 colide_max_y.v(10) " "Verilog HDL warning at colide_max_y.v(10): object colisao_02 used but never assigned" {  } { { "colisao/colide_max_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789203 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_max_y:maxY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_03 colide_max_y.v(10) " "Verilog HDL warning at colide_max_y.v(10): object colisao_03 used but never assigned" {  } { { "colisao/colide_max_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789203 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_max_y:maxY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_04 colide_max_y.v(10) " "Verilog HDL warning at colide_max_y.v(10): object colisao_04 used but never assigned" {  } { { "colisao/colide_max_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789203 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_max_y:maxY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_05 colide_max_y.v(10) " "Verilog HDL warning at colide_max_y.v(10): object colisao_05 used but never assigned" {  } { { "colisao/colide_max_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789203 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_max_y:maxY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_06 colide_max_y.v(10) " "Verilog HDL warning at colide_max_y.v(10): object colisao_06 used but never assigned" {  } { { "colisao/colide_max_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789203 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_max_y:maxY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_07 colide_max_y.v(10) " "Verilog HDL warning at colide_max_y.v(10): object colisao_07 used but never assigned" {  } { { "colisao/colide_max_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789203 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_max_y:maxY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_08 colide_max_y.v(10) " "Verilog HDL warning at colide_max_y.v(10): object colisao_08 used but never assigned" {  } { { "colisao/colide_max_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789203 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_max_y:maxY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_09 colide_max_y.v(10) " "Verilog HDL warning at colide_max_y.v(10): object colisao_09 used but never assigned" {  } { { "colisao/colide_max_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789203 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_max_y:maxY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_10 colide_max_y.v(10) " "Verilog HDL warning at colide_max_y.v(10): object colisao_10 used but never assigned" {  } { { "colisao/colide_max_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789203 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_max_y:maxY"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "colisao_max_y colide_max_y.v(7) " "Output port \"colisao_max_y\" at colide_max_y.v(7) has no driver" {  } { { "colisao/colide_max_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_max_y.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655145789203 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_max_y:maxY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colide_min_y movimenta_objetos:movimenta\|colide_objeto:limites\|colide_min_y:minY " "Elaborating entity \"colide_min_y\" for hierarchy \"movimenta_objetos:movimenta\|colide_objeto:limites\|colide_min_y:minY\"" {  } { { "colisao/colide_objeto.v" "minY" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_objeto.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_02 colide_min_y.v(10) " "Verilog HDL warning at colide_min_y.v(10): object colisao_02 used but never assigned" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_03 colide_min_y.v(10) " "Verilog HDL warning at colide_min_y.v(10): object colisao_03 used but never assigned" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_04 colide_min_y.v(10) " "Verilog HDL warning at colide_min_y.v(10): object colisao_04 used but never assigned" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_05 colide_min_y.v(10) " "Verilog HDL warning at colide_min_y.v(10): object colisao_05 used but never assigned" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_06 colide_min_y.v(10) " "Verilog HDL warning at colide_min_y.v(10): object colisao_06 used but never assigned" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_07 colide_min_y.v(10) " "Verilog HDL warning at colide_min_y.v(10): object colisao_07 used but never assigned" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_08 colide_min_y.v(10) " "Verilog HDL warning at colide_min_y.v(10): object colisao_08 used but never assigned" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_09 colide_min_y.v(10) " "Verilog HDL warning at colide_min_y.v(10): object colisao_09 used but never assigned" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colisao_10 colide_min_y.v(10) " "Verilog HDL warning at colide_min_y.v(10): object colisao_10 used but never assigned" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "colisao_02 0 colide_min_y.v(10) " "Net \"colisao_02\" at colide_min_y.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "colisao_03 0 colide_min_y.v(10) " "Net \"colisao_03\" at colide_min_y.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "colisao_04 0 colide_min_y.v(10) " "Net \"colisao_04\" at colide_min_y.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "colisao_05 0 colide_min_y.v(10) " "Net \"colisao_05\" at colide_min_y.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "colisao_06 0 colide_min_y.v(10) " "Net \"colisao_06\" at colide_min_y.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "colisao_07 0 colide_min_y.v(10) " "Net \"colisao_07\" at colide_min_y.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "colisao_08 0 colide_min_y.v(10) " "Net \"colisao_08\" at colide_min_y.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "colisao_09 0 colide_min_y.v(10) " "Net \"colisao_09\" at colide_min_y.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "colisao_10 0 colide_min_y.v(10) " "Net \"colisao_10\" at colide_min_y.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "colisao/colide_min_y.v" "" { Text "/home/ti/QUARTUS/VGA2.1/colisao/colide_min_y.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1655145789204 "|interface_vga|movimenta_objetos:movimenta|colide_objeto:limites|colide_min_y:minY"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1655145789789 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_sync GND " "Pin \"n_sync\" is stuck at GND" {  } { { "interface_vga.v" "" { Text "/home/ti/QUARTUS/VGA2.1/interface_vga.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655145789891 "|interface_vga|n_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_blank VCC " "Pin \"n_blank\" is stuck at VCC" {  } { { "interface_vga.v" "" { Text "/home/ti/QUARTUS/VGA2.1/interface_vga.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655145789891 "|interface_vga|n_blank"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655145789891 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655145789989 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655145790693 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655145790693 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "interface_vga.v" "" { Text "/home/ti/QUARTUS/VGA2.1/interface_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655145790747 "|interface_vga|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "interface_vga.v" "" { Text "/home/ti/QUARTUS/VGA2.1/interface_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655145790747 "|interface_vga|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "interface_vga.v" "" { Text "/home/ti/QUARTUS/VGA2.1/interface_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655145790747 "|interface_vga|SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1655145790747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "363 " "Implemented 363 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655145790747 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655145790747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "325 " "Implemented 325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655145790747 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1655145790747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655145790747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655145790758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 13 15:43:10 2022 " "Processing ended: Mon Jun 13 15:43:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655145790758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655145790758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655145790758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655145790758 ""}
