digraph "Memory System Control Registers (IMPLEMENTATION DEFINED)"
{
 // LATEX_PDF_SIZE
  bgcolor="transparent";
  edge [fontname=Helvetica,fontsize=10,labelfontname=Helvetica,labelfontsize=10];
  node [fontname=Helvetica,fontsize=10,shape=box,height=0.2,width=0.4];
  rankdir=LR;
  Node2 [id="Node000002",label="Data Watchpoint and\l Trace (DWT)",height=0.2,width=0.4,color="grey40", fillcolor="white", style="filled",URL="$group___c_m_s_i_s___d_w_t.html",tooltip="Type definitions for the Data Watchpoint and Trace (DWT)"];
  Node1 [id="Node000001",label="Memory System Control\l Registers (IMPLEMENTATION\l DEFINED)",height=0.2,width=0.4,color="gray40", fillcolor="grey60", style="filled", fontcolor="black",tooltip="Type definitions for the Memory System Control Registers (MEMSYSCTL)"];
  Node3 [id="Node000003",label="Power Mode Control\l Registers",height=0.2,width=0.4,color="grey40", fillcolor="white", style="filled",URL="$group___pwr_mod_ctl___type.html",tooltip="Type definitions for the Power Mode Control Registers (PWRMODCTL)"];
  Node2->Node1 [shape=plaintext, dir="back", style="solid"];
  Node1->Node3 [shape=plaintext, dir="back", style="solid"];
}
