
*** Running vivado
    with args -log pmod_step_interface.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pmod_step_interface.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pmod_step_interface.tcl -notrace
Command: synth_design -top pmod_step_interface -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15397 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1228.902 ; gain = 68.898 ; free physical = 1230 ; free virtual = 7514
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pmod_step_interface' [/home/veymax/MASTER_PROJECT/pmod_step_interface.v:26]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [/home/veymax/MASTER_PROJECT/clock_div.v:25]
	Parameter define_speed bound to: 26'b00010011000100101101000000 
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (1#1) [/home/veymax/MASTER_PROJECT/clock_div.v:25]
INFO: [Synth 8-6157] synthesizing module 'debounceplz' [/home/veymax/MASTER_PROJECT/MASTER_PROJECT.srcs/sources_1/new/debounceplz.v:23]
	Parameter zero bound to: 3'b000 
	Parameter wait1_1 bound to: 3'b001 
	Parameter wait1_2 bound to: 3'b010 
	Parameter wait1_3 bound to: 3'b011 
	Parameter one bound to: 3'b100 
	Parameter wait0_1 bound to: 3'b101 
	Parameter wait0_2 bound to: 3'b110 
	Parameter wait0_3 bound to: 3'b111 
	Parameter N bound to: 19 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/veymax/MASTER_PROJECT/MASTER_PROJECT.srcs/sources_1/new/debounceplz.v:74]
INFO: [Synth 8-6155] done synthesizing module 'debounceplz' (2#1) [/home/veymax/MASTER_PROJECT/MASTER_PROJECT.srcs/sources_1/new/debounceplz.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'sw' does not match port width (1) of module 'debounceplz' [/home/veymax/MASTER_PROJECT/pmod_step_interface.v:55]
WARNING: [Synth 8-689] width (4) of port connection 'db' does not match port width (1) of module 'debounceplz' [/home/veymax/MASTER_PROJECT/pmod_step_interface.v:56]
INFO: [Synth 8-6157] synthesizing module 'pmod_step_driver' [/home/veymax/MASTER_PROJECT/MASTER_PROJECT.srcs/sources_1/new/pmod_step_driver.v:1]
	Parameter sig4 bound to: 3'b001 
	Parameter sig3 bound to: 3'b011 
	Parameter sig2 bound to: 3'b010 
	Parameter sig1 bound to: 3'b110 
	Parameter sig0 bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'pmod_step_driver' (3#1) [/home/veymax/MASTER_PROJECT/MASTER_PROJECT.srcs/sources_1/new/pmod_step_driver.v:1]
INFO: [Synth 8-6157] synthesizing module 'pmod_second_driver' [/home/veymax/MASTER_PROJECT/MASTER_PROJECT.srcs/sources_1/new/pmod_second_driver.v:1]
	Parameter sig4 bound to: 3'b001 
	Parameter sig3 bound to: 3'b011 
	Parameter sig2 bound to: 3'b010 
	Parameter sig1 bound to: 3'b110 
	Parameter sig0 bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'pmod_second_driver' (4#1) [/home/veymax/MASTER_PROJECT/MASTER_PROJECT.srcs/sources_1/new/pmod_second_driver.v:1]
WARNING: [Synth 8-3848] Net direction in module/entity pmod_step_interface does not have driver. [/home/veymax/MASTER_PROJECT/pmod_step_interface.v:64]
WARNING: [Synth 8-3848] Net en in module/entity pmod_step_interface does not have driver. [/home/veymax/MASTER_PROJECT/pmod_step_interface.v:66]
WARNING: [Synth 8-3848] Net direction2 in module/entity pmod_step_interface does not have driver. [/home/veymax/MASTER_PROJECT/pmod_step_interface.v:72]
WARNING: [Synth 8-3848] Net en2 in module/entity pmod_step_interface does not have driver. [/home/veymax/MASTER_PROJECT/pmod_step_interface.v:74]
INFO: [Synth 8-6155] done synthesizing module 'pmod_step_interface' (5#1) [/home/veymax/MASTER_PROJECT/pmod_step_interface.v:26]
WARNING: [Synth 8-3331] design pmod_step_interface has unconnected port rf_input[3]
WARNING: [Synth 8-3331] design pmod_step_interface has unconnected port rf_input[2]
WARNING: [Synth 8-3331] design pmod_step_interface has unconnected port rf_input[1]
WARNING: [Synth 8-3331] design pmod_step_interface has unconnected port limit_switches[1]
WARNING: [Synth 8-3331] design pmod_step_interface has unconnected port limit_switches[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1273.527 ; gain = 113.523 ; free physical = 1240 ; free virtual = 7526
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin control:dir to constant 0 [/home/veymax/MASTER_PROJECT/pmod_step_interface.v:62]
WARNING: [Synth 8-3295] tying undriven pin control:en to constant 0 [/home/veymax/MASTER_PROJECT/pmod_step_interface.v:62]
WARNING: [Synth 8-3295] tying undriven pin second_control:dir to constant 0 [/home/veymax/MASTER_PROJECT/pmod_step_interface.v:70]
WARNING: [Synth 8-3295] tying undriven pin second_control:en to constant 0 [/home/veymax/MASTER_PROJECT/pmod_step_interface.v:70]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1273.527 ; gain = 113.523 ; free physical = 1250 ; free virtual = 7536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1273.527 ; gain = 113.523 ; free physical = 1252 ; free virtual = 7538
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/veymax/Documents/2018Fall/DigitalSystemDesign/Stepper_Motor_Full_Step/claw_constraints.xdc]
Finished Parsing XDC File [/home/veymax/Documents/2018Fall/DigitalSystemDesign/Stepper_Motor_Full_Step/claw_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/veymax/Documents/2018Fall/DigitalSystemDesign/Stepper_Motor_Full_Step/claw_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pmod_step_interface_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pmod_step_interface_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1578.855 ; gain = 0.000 ; free physical = 1007 ; free virtual = 7326
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1578.855 ; gain = 418.852 ; free physical = 1074 ; free virtual = 7393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1578.855 ; gain = 418.852 ; free physical = 1074 ; free virtual = 7393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1578.855 ; gain = 418.852 ; free physical = 1076 ; free virtual = 7396
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "new_clk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'debounceplz'
INFO: [Synth 8-5544] ROM "db" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'pmod_step_driver'
INFO: [Synth 8-5544] ROM "signal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'pmod_second_driver'
INFO: [Synth 8-5544] ROM "signal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                         00000001 |                              000
                 wait1_1 |                         00000010 |                              001
                 wait1_2 |                         00000100 |                              010
                 wait1_3 |                         00001000 |                              011
                     one |                         00010000 |                              100
                 wait0_1 |                         00100000 |                              101
                 wait0_2 |                         01000000 |                              110
                 wait0_3 |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'debounceplz'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    sig0 |                              000 |                              000
                    sig1 |                              001 |                              110
                    sig2 |                              010 |                              010
                    sig3 |                              011 |                              011
                    sig4 |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'pmod_step_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    sig0 |                              000 |                              000
                    sig1 |                              001 |                              110
                    sig2 |                              010 |                              010
                    sig3 |                              011 |                              011
                    sig4 |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'pmod_second_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1578.855 ; gain = 418.852 ; free physical = 1066 ; free virtual = 7386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 20    
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounceplz 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module pmod_step_driver 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pmod_second_driver 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "clock_Div/new_clk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design pmod_step_interface has unconnected port rf_input[3]
WARNING: [Synth 8-3331] design pmod_step_interface has unconnected port rf_input[2]
WARNING: [Synth 8-3331] design pmod_step_interface has unconnected port rf_input[1]
WARNING: [Synth 8-3331] design pmod_step_interface has unconnected port limit_switches[1]
WARNING: [Synth 8-3331] design pmod_step_interface has unconnected port limit_switches[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1578.855 ; gain = 418.852 ; free physical = 1054 ; free virtual = 7378
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1578.855 ; gain = 418.852 ; free physical = 920 ; free virtual = 7251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1578.855 ; gain = 418.852 ; free physical = 920 ; free virtual = 7251
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1586.863 ; gain = 426.859 ; free physical = 919 ; free virtual = 7250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1586.863 ; gain = 426.859 ; free physical = 916 ; free virtual = 7251
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1586.863 ; gain = 426.859 ; free physical = 916 ; free virtual = 7251
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1586.863 ; gain = 426.859 ; free physical = 916 ; free virtual = 7251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1586.863 ; gain = 426.859 ; free physical = 916 ; free virtual = 7251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1586.863 ; gain = 426.859 ; free physical = 916 ; free virtual = 7251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1586.863 ; gain = 426.859 ; free physical = 916 ; free virtual = 7251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |LUT3   |    38|
|6     |LUT4   |     9|
|7     |LUT5   |     4|
|8     |LUT6   |     2|
|9     |FDCE   |    40|
|10    |FDPE   |     1|
|11    |FDRE   |    27|
|12    |IBUF   |     3|
|13    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-------------------+------+
|      |Instance           |Module             |Cells |
+------+-------------------+-------------------+------+
|1     |top                |                   |   150|
|2     |  clock_Div        |clock_div          |    68|
|3     |  control          |pmod_step_driver   |    11|
|4     |  debounce_buttons |debounceplz        |    48|
|5     |  second_control   |pmod_second_driver |    11|
+------+-------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1586.863 ; gain = 426.859 ; free physical = 916 ; free virtual = 7251
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1586.863 ; gain = 121.531 ; free physical = 969 ; free virtual = 7305
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1586.871 ; gain = 426.859 ; free physical = 969 ; free virtual = 7305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 1586.871 ; gain = 426.969 ; free physical = 958 ; free virtual = 7300
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/veymax/MASTER_PROJECT/MASTER_PROJECT.runs/synth_1/pmod_step_interface.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pmod_step_interface_utilization_synth.rpt -pb pmod_step_interface_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1610.875 ; gain = 0.000 ; free physical = 958 ; free virtual = 7300
INFO: [Common 17-206] Exiting Vivado at Thu Dec  6 14:12:42 2018...
