Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jul 11 16:14:35 2022
| Host         : localhost.localdomain running 64-bit Fedora release 35 (Thirty Five)
| Command      : report_timing_summary -max_paths 10 -file Head_timing_summary_routed.rpt -pb Head_timing_summary_routed.pb -rpx Head_timing_summary_routed.rpx -warn_on_violation
| Design       : Head
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/counter/int_counter_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/counter/int_counter_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/counter/int_counter_reg[5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[16]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[17]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[18]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[20]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[21]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[22]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[23]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[24]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[25]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[26]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[27]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[28]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[30]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: write_24b/colour_decoder/offset_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/counter/int_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/counter/int_counter_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/counter/int_counter_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/counter/int_counter_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/counter/int_counter_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/counter/int_counter_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/counter/int_counter_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/counter/int_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/counter/int_counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/counter/int_counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/counter/int_counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/counter/int_counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/counter/int_counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/counter/int_counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/counter/int_counter_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/counter/int_counter_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: write_24b/enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_24b/packets_sent_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 65 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.226        0.000                      0                   32        0.320        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.226        0.000                      0                   32        0.320        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.226ns  (required time - arrival time)
  Source:                 write_24b/colour_decoder/counter/int_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/colour_decoder/counter/int_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 1.575ns (55.784%)  route 1.248ns (44.216%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.228    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y96         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  write_24b/colour_decoder/counter/int_counter_reg[3]/Q
                         net (fo=9, routed)           1.248     6.994    write_24b/colour_decoder/counter/int_counter_reg[3]
    SLICE_X54Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.494 r  write_24b/colour_decoder/counter/int_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    write_24b/colour_decoder/counter/int_counter_reg[0]_i_2_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  write_24b/colour_decoder/counter/int_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.611    write_24b/colour_decoder/counter/int_counter_reg[4]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.728 r  write_24b/colour_decoder/counter/int_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.728    write_24b/colour_decoder/counter/int_counter_reg[8]_i_1_n_2
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.051 r  write_24b/colour_decoder/counter/int_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.051    write_24b/colour_decoder/counter/int_counter_reg[12]_i_1_n_8
    SLICE_X54Y99         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.928    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y99         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[13]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y99         FDRE (Setup_fdre_C_D)        0.109    15.277    write_24b/colour_decoder/counter/int_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  7.226    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 write_24b/colour_decoder/counter/int_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/colour_decoder/counter/int_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 1.567ns (55.658%)  route 1.248ns (44.342%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.228    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y96         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  write_24b/colour_decoder/counter/int_counter_reg[3]/Q
                         net (fo=9, routed)           1.248     6.994    write_24b/colour_decoder/counter/int_counter_reg[3]
    SLICE_X54Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.494 r  write_24b/colour_decoder/counter/int_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    write_24b/colour_decoder/counter/int_counter_reg[0]_i_2_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  write_24b/colour_decoder/counter/int_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.611    write_24b/colour_decoder/counter/int_counter_reg[4]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.728 r  write_24b/colour_decoder/counter/int_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.728    write_24b/colour_decoder/counter/int_counter_reg[8]_i_1_n_2
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.043 r  write_24b/colour_decoder/counter/int_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.043    write_24b/colour_decoder/counter/int_counter_reg[12]_i_1_n_6
    SLICE_X54Y99         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.928    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y99         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[15]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y99         FDRE (Setup_fdre_C_D)        0.109    15.277    write_24b/colour_decoder/counter/int_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  7.234    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 write_24b/colour_decoder/counter/int_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/colour_decoder/counter/int_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 1.491ns (54.428%)  route 1.248ns (45.572%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.228    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y96         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  write_24b/colour_decoder/counter/int_counter_reg[3]/Q
                         net (fo=9, routed)           1.248     6.994    write_24b/colour_decoder/counter/int_counter_reg[3]
    SLICE_X54Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.494 r  write_24b/colour_decoder/counter/int_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    write_24b/colour_decoder/counter/int_counter_reg[0]_i_2_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  write_24b/colour_decoder/counter/int_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.611    write_24b/colour_decoder/counter/int_counter_reg[4]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.728 r  write_24b/colour_decoder/counter/int_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.728    write_24b/colour_decoder/counter/int_counter_reg[8]_i_1_n_2
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.967 r  write_24b/colour_decoder/counter/int_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.967    write_24b/colour_decoder/counter/int_counter_reg[12]_i_1_n_7
    SLICE_X54Y99         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.928    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y99         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[14]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y99         FDRE (Setup_fdre_C_D)        0.109    15.277    write_24b/colour_decoder/counter/int_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 write_24b/colour_decoder/counter/int_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/colour_decoder/counter/int_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 1.471ns (54.093%)  route 1.248ns (45.907%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.228    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y96         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  write_24b/colour_decoder/counter/int_counter_reg[3]/Q
                         net (fo=9, routed)           1.248     6.994    write_24b/colour_decoder/counter/int_counter_reg[3]
    SLICE_X54Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.494 r  write_24b/colour_decoder/counter/int_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    write_24b/colour_decoder/counter/int_counter_reg[0]_i_2_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  write_24b/colour_decoder/counter/int_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.611    write_24b/colour_decoder/counter/int_counter_reg[4]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.728 r  write_24b/colour_decoder/counter/int_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.728    write_24b/colour_decoder/counter/int_counter_reg[8]_i_1_n_2
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.947 r  write_24b/colour_decoder/counter/int_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.947    write_24b/colour_decoder/counter/int_counter_reg[12]_i_1_n_9
    SLICE_X54Y99         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.928    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y99         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[12]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y99         FDRE (Setup_fdre_C_D)        0.109    15.277    write_24b/colour_decoder/counter/int_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 write_24b/colour_decoder/counter/int_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/colour_decoder/counter/int_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 1.458ns (53.873%)  route 1.248ns (46.127%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.228    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y96         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  write_24b/colour_decoder/counter/int_counter_reg[3]/Q
                         net (fo=9, routed)           1.248     6.994    write_24b/colour_decoder/counter/int_counter_reg[3]
    SLICE_X54Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.494 r  write_24b/colour_decoder/counter/int_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    write_24b/colour_decoder/counter/int_counter_reg[0]_i_2_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  write_24b/colour_decoder/counter/int_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.611    write_24b/colour_decoder/counter/int_counter_reg[4]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.934 r  write_24b/colour_decoder/counter/int_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.934    write_24b/colour_decoder/counter/int_counter_reg[8]_i_1_n_8
    SLICE_X54Y98         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.928    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y98         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[9]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y98         FDRE (Setup_fdre_C_D)        0.109    15.277    write_24b/colour_decoder/counter/int_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 write_24b/colour_decoder/counter/int_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/colour_decoder/counter/int_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 1.450ns (53.736%)  route 1.248ns (46.264%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.228    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y96         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  write_24b/colour_decoder/counter/int_counter_reg[3]/Q
                         net (fo=9, routed)           1.248     6.994    write_24b/colour_decoder/counter/int_counter_reg[3]
    SLICE_X54Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.494 r  write_24b/colour_decoder/counter/int_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    write_24b/colour_decoder/counter/int_counter_reg[0]_i_2_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  write_24b/colour_decoder/counter/int_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.611    write_24b/colour_decoder/counter/int_counter_reg[4]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.926 r  write_24b/colour_decoder/counter/int_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.926    write_24b/colour_decoder/counter/int_counter_reg[8]_i_1_n_6
    SLICE_X54Y98         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.928    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y98         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[11]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y98         FDRE (Setup_fdre_C_D)        0.109    15.277    write_24b/colour_decoder/counter/int_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 write_24b/counter/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/counter/int_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 1.732ns (65.822%)  route 0.899ns (34.178%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.235    write_24b/counter/CLK100MHZ
    SLICE_X50Y94         FDRE                                         r  write_24b/counter/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  write_24b/counter/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.899     6.652    write_24b/counter/int_counter_reg[1]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.309 r  write_24b/counter/int_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.309    write_24b/counter/int_counter_reg[0]_i_2__0_n_2
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.426 r  write_24b/counter/int_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.426    write_24b/counter/int_counter_reg[4]_i_1__0_n_2
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.543 r  write_24b/counter/int_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.543    write_24b/counter/int_counter_reg[8]_i_1__0_n_2
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.866 r  write_24b/counter/int_counter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.866    write_24b/counter/int_counter_reg[12]_i_1__0_n_8
    SLICE_X50Y97         FDRE                                         r  write_24b/counter/int_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.935    write_24b/counter/CLK100MHZ
    SLICE_X50Y97         FDRE                                         r  write_24b/counter/int_counter_reg[13]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_D)        0.109    15.284    write_24b/counter/int_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 write_24b/counter/int_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/counter/int_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 1.724ns (65.718%)  route 0.899ns (34.282%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.632     5.235    write_24b/counter/CLK100MHZ
    SLICE_X50Y94         FDRE                                         r  write_24b/counter/int_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  write_24b/counter/int_counter_reg[1]/Q
                         net (fo=2, routed)           0.899     6.652    write_24b/counter/int_counter_reg[1]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.309 r  write_24b/counter/int_counter_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.309    write_24b/counter/int_counter_reg[0]_i_2__0_n_2
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.426 r  write_24b/counter/int_counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.426    write_24b/counter/int_counter_reg[4]_i_1__0_n_2
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.543 r  write_24b/counter/int_counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.543    write_24b/counter/int_counter_reg[8]_i_1__0_n_2
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.858 r  write_24b/counter/int_counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.858    write_24b/counter/int_counter_reg[12]_i_1__0_n_6
    SLICE_X50Y97         FDRE                                         r  write_24b/counter/int_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.935    write_24b/counter/CLK100MHZ
    SLICE_X50Y97         FDRE                                         r  write_24b/counter/int_counter_reg[15]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_D)        0.109    15.284    write_24b/counter/int_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 write_24b/colour_decoder/counter/int_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/colour_decoder/counter/int_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 1.374ns (52.395%)  route 1.248ns (47.605%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.228    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y96         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  write_24b/colour_decoder/counter/int_counter_reg[3]/Q
                         net (fo=9, routed)           1.248     6.994    write_24b/colour_decoder/counter/int_counter_reg[3]
    SLICE_X54Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.494 r  write_24b/colour_decoder/counter/int_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    write_24b/colour_decoder/counter/int_counter_reg[0]_i_2_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  write_24b/colour_decoder/counter/int_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.611    write_24b/colour_decoder/counter/int_counter_reg[4]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.850 r  write_24b/colour_decoder/counter/int_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.850    write_24b/colour_decoder/counter/int_counter_reg[8]_i_1_n_7
    SLICE_X54Y98         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.928    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y98         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[10]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y98         FDRE (Setup_fdre_C_D)        0.109    15.277    write_24b/colour_decoder/counter/int_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.447ns  (required time - arrival time)
  Source:                 write_24b/colour_decoder/counter/int_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/colour_decoder/counter/int_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 1.354ns (52.029%)  route 1.248ns (47.971%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.228    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y96         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  write_24b/colour_decoder/counter/int_counter_reg[3]/Q
                         net (fo=9, routed)           1.248     6.994    write_24b/colour_decoder/counter/int_counter_reg[3]
    SLICE_X54Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.494 r  write_24b/colour_decoder/counter/int_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.494    write_24b/colour_decoder/counter/int_counter_reg[0]_i_2_n_2
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  write_24b/colour_decoder/counter/int_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.611    write_24b/colour_decoder/counter/int_counter_reg[4]_i_1_n_2
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.830 r  write_24b/colour_decoder/counter/int_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.830    write_24b/colour_decoder/counter/int_counter_reg[8]_i_1_n_9
    SLICE_X54Y98         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505    14.928    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y98         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[8]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X54Y98         FDRE (Setup_fdre_C_D)        0.109    15.277    write_24b/colour_decoder/counter/int_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                  7.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 write_24b/counter/int_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/counter/int_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.484    write_24b/counter/CLK100MHZ
    SLICE_X50Y94         FDRE                                         r  write_24b/counter/int_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  write_24b/counter/int_counter_reg[0]/Q
                         net (fo=2, routed)           0.175     1.824    write_24b/counter/int_counter_reg[0]
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.869 r  write_24b/counter/int_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.869    write_24b/counter/int_counter[0]_i_3__0_n_2
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.939 r  write_24b/counter/int_counter_reg[0]_i_2__0/O[0]
                         net (fo=1, routed)           0.000     1.939    write_24b/counter/int_counter_reg[0]_i_2__0_n_9
    SLICE_X50Y94         FDRE                                         r  write_24b/counter/int_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    write_24b/counter/CLK100MHZ
    SLICE_X50Y94         FDRE                                         r  write_24b/counter/int_counter_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.134     1.618    write_24b/counter/int_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 write_24b/colour_decoder/counter/int_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/colour_decoder/counter/int_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.483    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y96         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  write_24b/colour_decoder/counter/int_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.823    write_24b/colour_decoder/counter/int_counter_reg[0]
    SLICE_X54Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.868 r  write_24b/colour_decoder/counter/int_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.868    write_24b/colour_decoder/counter/int_counter[0]_i_3_n_2
    SLICE_X54Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.938 r  write_24b/colour_decoder/counter/int_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.938    write_24b/colour_decoder/counter/int_counter_reg[0]_i_2_n_9
    SLICE_X54Y96         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.999    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y96         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y96         FDRE (Hold_fdre_C_D)         0.134     1.617    write_24b/colour_decoder/counter/int_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 write_24b/counter/int_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/counter/int_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.525%)  route 0.182ns (39.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.484    write_24b/counter/CLK100MHZ
    SLICE_X50Y95         FDRE                                         r  write_24b/counter/int_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  write_24b/counter/int_counter_reg[4]/Q
                         net (fo=2, routed)           0.182     1.830    write_24b/counter/int_counter_reg[4]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.945 r  write_24b/counter/int_counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.945    write_24b/counter/int_counter_reg[4]_i_1__0_n_9
    SLICE_X50Y95         FDRE                                         r  write_24b/counter/int_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    write_24b/counter/CLK100MHZ
    SLICE_X50Y95         FDRE                                         r  write_24b/counter/int_counter_reg[4]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134     1.618    write_24b/counter/int_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 write_24b/counter/int_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/counter/int_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.431%)  route 0.183ns (39.569%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.566     1.485    write_24b/counter/CLK100MHZ
    SLICE_X50Y97         FDRE                                         r  write_24b/counter/int_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  write_24b/counter/int_counter_reg[12]/Q
                         net (fo=2, routed)           0.183     1.832    write_24b/counter/int_counter_reg[12]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.947 r  write_24b/counter/int_counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.947    write_24b/counter/int_counter_reg[12]_i_1__0_n_9
    SLICE_X50Y97         FDRE                                         r  write_24b/counter/int_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.836     2.001    write_24b/counter/CLK100MHZ
    SLICE_X50Y97         FDRE                                         r  write_24b/counter/int_counter_reg[12]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.134     1.619    write_24b/counter/int_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 write_24b/colour_decoder/counter/int_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/colour_decoder/counter/int_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.279ns (59.020%)  route 0.194ns (40.980%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.484    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y97         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  write_24b/colour_decoder/counter/int_counter_reg[4]/Q
                         net (fo=9, routed)           0.194     1.842    write_24b/colour_decoder/counter/int_counter_reg[4]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.957 r  write_24b/colour_decoder/counter/int_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.957    write_24b/colour_decoder/counter/int_counter_reg[4]_i_1_n_9
    SLICE_X54Y97         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y97         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[4]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X54Y97         FDRE (Hold_fdre_C_D)         0.134     1.618    write_24b/colour_decoder/counter/int_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 write_24b/colour_decoder/counter/int_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/colour_decoder/counter/int_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.273ns (56.237%)  route 0.212ns (43.763%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.484    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y99         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  write_24b/colour_decoder/counter/int_counter_reg[15]/Q
                         net (fo=3, routed)           0.212     1.861    write_24b/colour_decoder/counter/int_counter_reg[15]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.970 r  write_24b/colour_decoder/counter/int_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.970    write_24b/colour_decoder/counter/int_counter_reg[12]_i_1_n_6
    SLICE_X54Y99         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y99         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X54Y99         FDRE (Hold_fdre_C_D)         0.134     1.618    write_24b/colour_decoder/counter/int_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 write_24b/counter/int_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/counter/int_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.181%)  route 0.175ns (35.819%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.484    write_24b/counter/CLK100MHZ
    SLICE_X50Y94         FDRE                                         r  write_24b/counter/int_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.648 f  write_24b/counter/int_counter_reg[0]/Q
                         net (fo=2, routed)           0.175     1.824    write_24b/counter/int_counter_reg[0]
    SLICE_X50Y94         LUT1 (Prop_lut1_I0_O)        0.045     1.869 r  write_24b/counter/int_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.869    write_24b/counter/int_counter[0]_i_3__0_n_2
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.974 r  write_24b/counter/int_counter_reg[0]_i_2__0/O[1]
                         net (fo=1, routed)           0.000     1.974    write_24b/counter/int_counter_reg[0]_i_2__0_n_8
    SLICE_X50Y94         FDRE                                         r  write_24b/counter/int_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    write_24b/counter/CLK100MHZ
    SLICE_X50Y94         FDRE                                         r  write_24b/counter/int_counter_reg[1]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.134     1.618    write_24b/counter/int_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 write_24b/colour_decoder/counter/int_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/colour_decoder/counter/int_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.173%)  route 0.175ns (35.827%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.483    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y96         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  write_24b/colour_decoder/counter/int_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.823    write_24b/colour_decoder/counter/int_counter_reg[0]
    SLICE_X54Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.868 r  write_24b/colour_decoder/counter/int_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.868    write_24b/colour_decoder/counter/int_counter[0]_i_3_n_2
    SLICE_X54Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.973 r  write_24b/colour_decoder/counter/int_counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.973    write_24b/colour_decoder/counter/int_counter_reg[0]_i_2_n_8
    SLICE_X54Y96         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.999    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y96         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[1]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y96         FDRE (Hold_fdre_C_D)         0.134     1.617    write_24b/colour_decoder/counter/int_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 write_24b/colour_decoder/counter/int_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/colour_decoder/counter/int_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.279ns (56.389%)  route 0.216ns (43.611%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.484    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y99         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  write_24b/colour_decoder/counter/int_counter_reg[12]/Q
                         net (fo=3, routed)           0.216     1.864    write_24b/colour_decoder/counter/int_counter_reg[12]
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.979 r  write_24b/colour_decoder/counter/int_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.979    write_24b/colour_decoder/counter/int_counter_reg[12]_i_1_n_9
    SLICE_X54Y99         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    write_24b/colour_decoder/counter/CLK100MHZ
    SLICE_X54Y99         FDRE                                         r  write_24b/colour_decoder/counter/int_counter_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X54Y99         FDRE (Hold_fdre_C_D)         0.134     1.618    write_24b/colour_decoder/counter/int_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 write_24b/counter/int_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_24b/counter/int_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.314ns (63.311%)  route 0.182ns (36.689%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.484    write_24b/counter/CLK100MHZ
    SLICE_X50Y95         FDRE                                         r  write_24b/counter/int_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  write_24b/counter/int_counter_reg[4]/Q
                         net (fo=2, routed)           0.182     1.830    write_24b/counter/int_counter_reg[4]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.980 r  write_24b/counter/int_counter_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.980    write_24b/counter/int_counter_reg[4]_i_1__0_n_8
    SLICE_X50Y95         FDRE                                         r  write_24b/counter/int_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.000    write_24b/counter/CLK100MHZ
    SLICE_X50Y95         FDRE                                         r  write_24b/counter/int_counter_reg[5]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134     1.618    write_24b/counter/int_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.362    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96    write_24b/colour_decoder/counter/int_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y98    write_24b/colour_decoder/counter/int_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y98    write_24b/colour_decoder/counter/int_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y99    write_24b/colour_decoder/counter/int_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y99    write_24b/colour_decoder/counter/int_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y99    write_24b/colour_decoder/counter/int_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y99    write_24b/colour_decoder/counter/int_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96    write_24b/colour_decoder/counter/int_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y97    write_24b/colour_decoder/counter/int_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    write_24b/colour_decoder/counter/int_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    write_24b/colour_decoder/counter/int_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    write_24b/colour_decoder/counter/int_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    write_24b/colour_decoder/counter/int_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    write_24b/counter/int_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    write_24b/counter/int_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    write_24b/counter/int_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y97    write_24b/counter/int_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    write_24b/counter/int_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y94    write_24b/counter/int_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    write_24b/colour_decoder/counter/int_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    write_24b/colour_decoder/counter/int_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y98    write_24b/colour_decoder/counter/int_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y98    write_24b/colour_decoder/counter/int_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y99    write_24b/colour_decoder/counter/int_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y99    write_24b/colour_decoder/counter/int_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y99    write_24b/colour_decoder/counter/int_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y99    write_24b/colour_decoder/counter/int_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    write_24b/colour_decoder/counter/int_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    write_24b/colour_decoder/counter/int_counter_reg[1]/C



