Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Wed Sep 13 19:14:02 2023

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {top_remote_rcvr|sys_clk} [get_ports {sys_clk}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {top_remote_rcvr|sys_clk}]


Logical Constraint:
+-----------------------------------------------------------------------------------------------+
| Object                                           | Attribute                     | Value     
+-----------------------------------------------------------------------------------------------+
| i:u_CORES/u_jtag_hub/N3                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N4                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_5                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_6                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_7                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_8                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_9                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N99_25                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N140_4                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N178_0                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N180                        | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/_N237_1_inv                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/cs.conf_sel[0]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/d_ctrl.data_ctrl            | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[0]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[1]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[2]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[3]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[4]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[0]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[1]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[2]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[3]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[4]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[5]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[6]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[7]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_0      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_2      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_3      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_4      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_5      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_6      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_8      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_9      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_10     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift_dr_d                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| n:u_CORES/drck_o                                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
+-----------------------------------------------------------------------------------------------+

IO Constraint :
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME        | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| lcd_rgb[0]      | inout             | H3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[1]      | inout             | H4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[2]      | inout             | F1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[3]      | inout             | F2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[4]      | inout             | K1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[5]      | inout             | K2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[6]      | inout             | F5      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[7]      | inout             | K5      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[8]      | inout             | E1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[9]      | inout             | E3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[10]     | inout             | L3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[11]     | inout             | L4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[12]     | inout             | K3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[13]     | inout             | K4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[14]     | inout             | K6      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[15]     | inout             | L7      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[16]     | inout             | H1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[17]     | inout             | H2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[18]     | inout             | D3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[19]     | inout             | E4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[20]     | inout             | G6      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[21]     | inout             | H7      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[22]     | inout             | G1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[23]     | inout             | G3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_bl          | output            | J7      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_clk         | output            | L5      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_de          | output            | J6      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_hs          | output            | D1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rst         | output            | F4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_vs          | output            | D2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led             | output            | M14     | 1.5       | LVCMOS15       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| remote_in       | input             | U5      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk         | input             | V9      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n       | input             | C4      | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+----------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                | Clk_Inst_Name     | Net_Name        | Fanout     
+----------------------------------------------------------------------------------------------------------+
| O                   | sys_clk_ibuf                   | clkbufg_3         | ntclkbufg_0     | 523        
| TCK_USER            | u_CORES/u_GTP_SCANCHAIN_PG     | clkbufg_4         | ntclkbufg_1     | 155        
+----------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------+
| Net_Name                                        | Rst_Source_Inst                                 | Fanout     
+-----------------------------------------------------------------------------------------------------------------+
| u_lcd_rgb_char/u_binary2bcd/N0                  | u_lcd_rgb_char/u_binary2bcd/N0                  | 178        
| u_CORES/u_debug_core_0/N1                       | u_CORES/u_debug_core_0/N1                       | 425        
| u_CORES/u_jtag_hub/N3                           | u_CORES/u_jtag_hub/N3                           | 1          
| _$$_GND_$$_                                     | _$$_GND_$$_                                     | 8          
| u_CORES/u_debug_core_0/u_hub_data_decode/N0     | u_CORES/u_debug_core_0/u_hub_data_decode/N0     | 66         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | 2          
+-----------------------------------------------------------------------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | CE_Source_Inst                                                         | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_led_ctrl/N47                                                     | u_led_ctrl/N47                                                         | 1          
| u_remote_rcv/N365                                                  | u_remote_rcv/N365_1                                                    | 8          
| u_remote_rcv/N401                                                  | u_remote_rcv/N401                                                      | 6          
| u_remote_rcv/N461                                                  | u_remote_rcv/N461_1                                                    | 16         
| u_remote_rcv/N293                                                  | u_remote_rcv/N293                                                      | 2          
| u_CORES/update_wire                                                | u_CORES/u_GTP_SCANCHAIN_PG                                             | 1          
| u_CORES/u_jtag_hub/N178                                            | u_CORES/u_jtag_hub/N178_0                                              | 9          
| u_lcd_rgb_char/u_binary2bcd/N63                                    | u_lcd_rgb_char/u_binary2bcd/N63_5                                      | 8          
| u_lcd_rgb_char/u_binary2bcd/shift_flag                             | u_lcd_rgb_char/u_binary2bcd/shift_flag                                 | 4          
| u_lcd_rgb_char/u_binary2bcd/N80                                    | u_lcd_rgb_char/u_binary2bcd/N83_1                                      | 8          
| u_lcd_rgb_char/u_binary2bcd/N83                                    | u_lcd_rgb_char/u_binary2bcd/N19_mux3_inv                               | 8          
| u_lcd_rgb_char/u_lcd_driver/N125                                   | u_lcd_rgb_char/u_lcd_driver/N125.eq_5                                  | 11         
| u_lcd_rgb_char/u_rd_id/N27                                         | u_lcd_rgb_char/u_rd_id/N27                                             | 11         
| u_CORES/u_debug_core_0/u0_trig_unit/N1121                          | u_CORES/u_debug_core_0/u0_trig_unit/N1121                              | 61         
| _$$_VCC_$$_                                                        | _$$_VCC_$$_                                                            | 8          
| u_CORES/u_debug_core_0/u_Storage_Condition/N444                    | u_CORES/u_debug_core_0/u_Storage_Condition/N444                        | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N448                    | u_CORES/u_debug_core_0/u_Storage_Condition/N448                        | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/N460                    | u_CORES/u_debug_core_0/u_Storage_Condition/N460_3                      | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N452                    | u_CORES/u_debug_core_0/u_Storage_Condition/N452                        | 11         
| u_CORES/u_debug_core_0/u_Trigger_Condition/N147                    | u_CORES/u_debug_core_0/u_Trigger_Condition/N147                        | 3          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                      | u_CORES/u_debug_core_0/u_hub_data_decode/N368                          | 5          
| u_CORES/conf_sel [0]                                               | u_CORES/u_jtag_hub/cs.conf_sel[0]                                      | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N490                              | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                              | 12         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N403            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N403_inv            | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273_inv     | 4          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182     | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182_inv     | 2          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | Driver                                                                    | Fanout     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                        | clkbufg_3                                                                 | 523        
| u_CORES/u_debug_core_0/N1                                          | u_CORES/u_debug_core_0/N1                                                 | 425        
| u_lcd_rgb_char/u_binary2bcd/N0                                     | u_lcd_rgb_char/u_binary2bcd/N0                                            | 178        
| ntclkbufg_1                                                        | clkbufg_4                                                                 | 155        
| u_CORES/u_debug_core_0/data_start_d1                               | u_CORES/u_debug_core_0/data_start_d1                                      | 150        
| u_CORES/u_debug_core_0/conf_rst                                    | u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst                  | 92         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                        | u_CORES/u_debug_core_0/u_hub_data_decode/N0                               | 66         
| u_lcd_rgb_char/u_lcd_display/N51 [3]                               | u_lcd_rgb_char/u_lcd_display/N51_1.fsub_1                                 | 62         
| u_CORES/u_debug_core_0/u0_trig_unit/N1121                          | u_CORES/u_debug_core_0/u0_trig_unit/N1121                                 | 61         
| u_remote_rcv/div_clk                                               | u_remote_rcv/div_clk                                                      | 51         
| nt_lcd_clk                                                         | u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3                                 | 48         
| u_CORES/u_debug_core_0/rst_trig [1]                                | u_CORES/u_debug_core_0/rst_trig[1]                                        | 42         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [14]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]                   | 39         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [15]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]                   | 39         
| u_lcd_rgb_char/bcd_data [0]                                        | u_lcd_rgb_char/u_binary2bcd/bcd_data[0]                                   | 35         
| u_lcd_rgb_char/bcd_data [3]                                        | u_lcd_rgb_char/u_binary2bcd/bcd_data[3]                                   | 35         
| u_lcd_rgb_char/bcd_data [6]                                        | u_lcd_rgb_char/u_binary2bcd/bcd_data[6]                                   | 35         
| u_lcd_rgb_char/bcd_data [7]                                        | u_lcd_rgb_char/u_binary2bcd/bcd_data[7]                                   | 35         
| u_lcd_rgb_char/bcd_data [2]                                        | u_lcd_rgb_char/u_binary2bcd/bcd_data[2]                                   | 35         
| u_lcd_rgb_char/bcd_data [4]                                        | u_lcd_rgb_char/u_binary2bcd/bcd_data[4]                                   | 35         
| u_lcd_rgb_char/bcd_data [1]                                        | u_lcd_rgb_char/u_binary2bcd/bcd_data[1]                                   | 34         
| u_lcd_rgb_char/bcd_data [5]                                        | u_lcd_rgb_char/u_binary2bcd/bcd_data[5]                                   | 34         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]               | 33         
| u_lcd_rgb_char/u_lcd_driver/h_back [2]                             | u_lcd_rgb_char/u_clk_div/N39_13                                           | 31         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]               | 29         
| u_lcd_rgb_char/u_lcd_display/N51 [4]                               | u_lcd_rgb_char/u_lcd_display/N51_1.fsub_2                                 | 28         
| u_lcd_rgb_char/u_lcd_driver/h_disp [9]                             | u_lcd_rgb_char/u_clk_div/N19_9                                            | 27         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]               | 27         
| u_lcd_rgb_char/u_lcd_driver/h_sync [1]                             | u_lcd_rgb_char/u_clk_div/N42_15                                           | 25         
| u_lcd_rgb_char/u_lcd_display/N51 [6]                               | u_lcd_rgb_char/u_lcd_display/N51_1.fsub_4                                 | 24         
| u_remote_rcv/N365                                                  | u_remote_rcv/N365_1                                                       | 24         
| nt_lcd_de_inv                                                      | u_lcd_rgb_char/u_lcd_driver/lcd_de_inv                                    | 24         
| u_lcd_rgb_char/lcd_rgb_o [0]                                       | u_lcd_rgb_char/u_lcd_driver/N0                                            | 24         
| u_lcd_rgb_char/u_lcd_driver/N125                                   | u_lcd_rgb_char/u_lcd_driver/N125.eq_5                                     | 22         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0]     | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]             | 21         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [5]     | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]             | 18         
| u_remote_rcv/remote_in_d0                                          | u_remote_rcv/remote_in_d0                                                 | 17         
| u_remote_rcv/N461                                                  | u_remote_rcv/N461_1                                                       | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/N448                    | u_CORES/u_debug_core_0/u_Storage_Condition/N448                           | 16         
| u_CORES/u_debug_core_0/conf_sel_o                                  | u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini          | 16         
| u_led_ctrl/_N1656                                                  | u_led_ctrl/N49_6[13]_1                                                    | 15         
| u_lcd_rgb_char/u_binary2bcd/N66                                    | u_lcd_rgb_char/u_binary2bcd/N66_1                                         | 15         
| u_lcd_rgb_char/u_binary2bcd/shift_flag                             | u_lcd_rgb_char/u_binary2bcd/shift_flag                                    | 15         
| u_lcd_rgb_char/u_clk_div/N19                                       | u_lcd_rgb_char/u_clk_div/N19                                              | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]                   | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]                   | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                   | u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                          | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]               | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N501                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N501                                 | 13         
| u_remote_rcv/remote_in_d1                                          | u_remote_rcv/remote_in_d1                                                 | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11]           | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]                   | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N444                    | u_CORES/u_debug_core_0/u_Storage_Condition/N444                           | 12         
| u_CORES/u_debug_core_0/conf_id_o [0]                               | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]             | 12         
| u_CORES/u_debug_core_0/conf_id_o [2]                               | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]             | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N460                    | u_CORES/u_debug_core_0/u_Storage_Condition/N460_3                         | 12         
| u_lcd_rgb_char/u_lcd_display/N51 [5]                               | u_lcd_rgb_char/u_lcd_display/N51_1.fsub_3                                 | 12         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                                 | 12         
| u_lcd_rgb_char/u_lcd_driver/data_req                               | u_lcd_rgb_char/u_lcd_driver/data_req                                      | 12         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N490                                 | 11         
| u_CORES/capt_o                                                     | u_CORES/u_GTP_SCANCHAIN_PG                                                | 11         
| u_led_ctrl/repeat_en_d0                                            | u_led_ctrl/repeat_en_d0                                                   | 11         
| u_CORES/u_debug_core_0/u_Storage_Condition/_N283                   | u_CORES/u_debug_core_0/u_Storage_Condition/N461_13                        | 11         
| u_CORES/u_debug_core_0/u_Storage_Condition/N452                    | u_CORES/u_debug_core_0/u_Storage_Condition/N452                           | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1610                        | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_84                               | 11         
| u_lcd_rgb_char/u_lcd_driver/N145                                   | u_lcd_rgb_char/u_lcd_driver/N145.eq_5                                     | 11         
| u_CORES/shift_wire                                                 | u_CORES/u_GTP_SCANCHAIN_PG                                                | 11         
| u_lcd_rgb_char/u_rd_id/N27                                         | u_lcd_rgb_char/u_rd_id/N27                                                | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N656                         | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10:0]_2     | 10         
| u_led_ctrl/repeat_en_d1                                            | u_led_ctrl/repeat_en_d1                                                   | 10         
| _N2                                                                | u_lcd_rgb_char.lcd_rgb_tri[23]                                            | 10         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4]     | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]             | 10         
| u_CORES/u_debug_core_0/conf_id_o [3]                               | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]             | 9          
| u_CORES/u_jtag_hub/N178                                            | u_CORES/u_jtag_hub/N178_0                                                 | 9          
| u_CORES/u_debug_core_0/conf_id_o [1]                               | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]             | 9          
| u_CORES/u_jtag_hub/data_ctrl                                       | u_CORES/u_jtag_hub/d_ctrl.data_ctrl                                       | 9          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N1611                        | u_CORES/u_debug_core_0/u_rd_addr_gen/N65_85                               | 9          
| u_lcd_rgb_char/u_binary2bcd/cnt_shift [0]                          | u_lcd_rgb_char/u_binary2bcd/cnt_shift[0]                                  | 9          
| _N1                                                                | u_lcd_rgb_char.lcd_rgb_tri[15]                                            | 9          
| u_remote_rcv/time_cnt [1]                                          | u_remote_rcv/time_cnt[1]                                                  | 9          
| _N0                                                                | u_lcd_rgb_char.lcd_rgb_tri[7]                                             | 9          
| u_lcd_rgb_char/u_lcd_driver/v_sync [0]                             | u_lcd_rgb_char/u_clk_div/N19_2                                            | 9          
| u_led_ctrl/N44_inv                                                 | u_led_ctrl/N44_23                                                         | 9          
| u_CORES/u_debug_core_0/conf_id_o [4]                               | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]             | 9          
| u_CORES/u_debug_core_0/_N1655                                      | u_CORES/u_debug_core_0/u_hub_data_decode/N258_1                           | 8          
| u_lcd_rgb_char/u_binary2bcd/N80                                    | u_lcd_rgb_char/u_binary2bcd/N83_1                                         | 8          
| u_lcd_rgb_char/u_binary2bcd/N63                                    | u_lcd_rgb_char/u_binary2bcd/N63_5                                         | 8          
| u_remote_rcv/time_cnt_clr                                          | u_remote_rcv/time_cnt_clr                                                 | 8          
| u_remote_rcv/time_cnt [2]                                          | u_remote_rcv/time_cnt[2]                                                  | 8          
| u_lcd_rgb_char/u_binary2bcd/cnt_shift [1]                          | u_lcd_rgb_char/u_binary2bcd/cnt_shift[1]                                  | 8          
| u_remote_rcv/time_cnt [0]                                          | u_remote_rcv/time_cnt[0]                                                  | 8          
| u_lcd_rgb_char/u_binary2bcd/cnt_shift [2]                          | u_lcd_rgb_char/u_binary2bcd/cnt_shift[2]                                  | 8          
| u_CORES/u_debug_core_0/u_hub_data_decode/N258                      | u_CORES/u_debug_core_0/u_hub_data_decode/N258_7                           | 8          
| u_lcd_rgb_char/u_binary2bcd/N83                                    | u_lcd_rgb_char/u_binary2bcd/N19_mux3_inv                                  | 8          
| u_remote_rcv/cur_state_reg [2]                                     | u_remote_rcv/cur_state_reg[2]                                             | 8          
| u_lcd_rgb_char/u_lcd_driver/h_cnt [0]                              | u_lcd_rgb_char/u_lcd_driver/h_cnt[0]                                      | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N103                         | u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3                            | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]               | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6]                   | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]               | 8          
| u_lcd_rgb_char/u_lcd_driver/h_cnt [1]                              | u_lcd_rgb_char/u_lcd_driver/h_cnt[1]                                      | 8          
| u_remote_rcv/cur_state_reg [3]                                     | u_remote_rcv/cur_state_reg[3]                                             | 7          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 783      | 33840         | 3                  
| LUT                   | 1079     | 22560         | 5                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 4        | 60            | 7                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 34       | 226           | 16                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 4             | 0                  
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.17 sec.


Inputs and Outputs :
+--------------------------------------------------------------------------------------+
| Type       | File Name                                                              
+--------------------------------------------------------------------------------------+
| Input      | D:/ywd/dmpds/top_remote_rcv/prj/synthesize/top_remote_rcvr_syn.adf     
|            | D:/ywd/dmpds/top_remote_rcv/prj/synthesize/top_remote_rcvr_syn.fic     
| Output     | D:/ywd/dmpds/top_remote_rcv/prj/device_map/top_remote_rcvr_map.adf     
|            | D:/ywd/dmpds/top_remote_rcv/prj/device_map/top_remote_rcvr_dmr.prt     
|            | D:/ywd/dmpds/top_remote_rcv/prj/device_map/top_remote_rcvr.dmr         
|            | D:/ywd/dmpds/top_remote_rcv/prj/device_map/dmr.db                      
+--------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 226 MB
Total CPU time to dev_map completion : 0h:0m:4s
Process Total CPU time to dev_map completion : 0h:0m:4s
Total real time to dev_map completion : 0h:0m:24s
