

================================================================
== Vitis HLS Report for 'split'
================================================================
* Date:           Sun Dec 11 11:13:38 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol5_pingpong (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  6.514 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32769|    32769|  0.328 ms|  0.328 ms|  32769|  32769|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- L1      |    32768|    32768|         2|          -|          -|  16384|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    37|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    35|    -|
|Register         |        -|   -|     34|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     34|    72|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|    ~0|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_88_p2   |         +|   0|  0|  22|          15|           1|
    |icmp_ln8_fu_82_p2  |      icmp|   0|  0|  13|          15|          16|
    |ap_block_state1    |        or|   0|  0|   2|           1|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  37|          31|          18|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  17|          4|    1|          4|
    |ap_done    |   9|          2|    1|          2|
    |i_fu_24    |   9|          2|   15|         30|
    +-----------+----+-----------+-----+-----------+
    |Total      |  35|          8|   17|         36|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   3|   0|    3|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |i_fu_24           |  15|   0|   15|          0|
    |zext_ln8_reg_106  |  15|   0|   64|         49|
    +------------------+----+----+-----+-----------+
    |Total             |  34|   0|   83|         49|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|         split|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|         split|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|         split|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|         split|  return value|
|ap_continue    |   in|    1|  ap_ctrl_hs|         split|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|         split|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|         split|  return value|
|in_r_address0  |  out|   14|   ap_memory|          in_r|         array|
|in_r_ce0       |  out|    1|   ap_memory|          in_r|         array|
|in_r_q0        |   in|   32|   ap_memory|          in_r|         array|
|out1_address0  |  out|   14|   ap_memory|          out1|         array|
|out1_ce0       |  out|    1|   ap_memory|          out1|         array|
|out1_we0       |  out|    1|   ap_memory|          out1|         array|
|out1_d0        |  out|   32|   ap_memory|          out1|         array|
|out2_address0  |  out|   14|   ap_memory|          out2|         array|
|out2_ce0       |  out|    1|   ap_memory|          out2|         array|
|out2_we0       |  out|    1|   ap_memory|          out2|         array|
|out2_d0        |  out|   32|   ap_memory|          out2|         array|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.61ns)   --->   "%store_ln8 = store i15 0, i15 %i" [./source/lab5_z1.c:8]   --->   Operation 5 'store' 'store_ln8' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/lab5_z1.c:8]   --->   Operation 6 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = load i15 %i" [./source/lab5_z1.c:8]   --->   Operation 7 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i15 %i_1" [./source/lab5_z1.c:8]   --->   Operation 8 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (2.26ns)   --->   "%icmp_ln8 = icmp_eq  i15 %i_1, i15 16384" [./source/lab5_z1.c:8]   --->   Operation 9 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (2.14ns)   --->   "%add_ln8 = add i15 %i_1, i15 1" [./source/lab5_z1.c:8]   --->   Operation 11 'add' 'add_ln8' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %.split, void" [./source/lab5_z1.c:8]   --->   Operation 12 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%in_addr = getelementptr i32 %in_r, i64 0, i64 %zext_ln8" [./source/lab5_z1.c:11]   --->   Operation 13 'getelementptr' 'in_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (3.25ns)   --->   "%in_load = load i14 %in_addr" [./source/lab5_z1.c:11]   --->   Operation 14 'load' 'in_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 15 [1/1] (1.61ns)   --->   "%store_ln8 = store i15 %add_ln8, i15 %i" [./source/lab5_z1.c:8]   --->   Operation 15 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.61>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln14 = ret" [./source/lab5_z1.c:14]   --->   Operation 16 'ret' 'ret_ln14' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.51>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab5_z1.c:8]   --->   Operation 17 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (3.25ns)   --->   "%in_load = load i14 %in_addr" [./source/lab5_z1.c:11]   --->   Operation 18 'load' 'in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%out1_addr = getelementptr i32 %out1, i64 0, i64 %zext_ln8" [./source/lab5_z1.c:11]   --->   Operation 19 'getelementptr' 'out1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (3.25ns)   --->   "%store_ln11 = store i32 %in_load, i14 %out1_addr" [./source/lab5_z1.c:11]   --->   Operation 20 'store' 'store_ln11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%out2_addr = getelementptr i32 %out2, i64 0, i64 %zext_ln8" [./source/lab5_z1.c:12]   --->   Operation 21 'getelementptr' 'out2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (3.25ns)   --->   "%store_ln12 = store i32 %in_load, i14 %out2_addr" [./source/lab5_z1.c:12]   --->   Operation 22 'store' 'store_ln12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                (alloca           ) [ 0111]
store_ln8        (store            ) [ 0000]
br_ln8           (br               ) [ 0000]
i_1              (load             ) [ 0000]
zext_ln8         (zext             ) [ 0001]
icmp_ln8         (icmp             ) [ 0011]
empty            (speclooptripcount) [ 0000]
add_ln8          (add              ) [ 0000]
br_ln8           (br               ) [ 0000]
in_addr          (getelementptr    ) [ 0001]
store_ln8        (store            ) [ 0000]
ret_ln14         (ret              ) [ 0000]
specloopname_ln8 (specloopname     ) [ 0000]
in_load          (load             ) [ 0000]
out1_addr        (getelementptr    ) [ 0000]
store_ln11       (store            ) [ 0000]
out2_addr        (getelementptr    ) [ 0000]
store_ln12       (store            ) [ 0000]
br_ln0           (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="i_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="in_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="15" slack="0"/>
<pin id="32" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/2 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_access_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="14" slack="0"/>
<pin id="37" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="38" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="39" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/2 "/>
</bind>
</comp>

<comp id="41" class="1004" name="out1_addr_gep_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="0" index="2" bw="15" slack="1"/>
<pin id="45" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out1_addr/3 "/>
</bind>
</comp>

<comp id="48" class="1004" name="store_ln11_access_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="14" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="out2_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="15" slack="1"/>
<pin id="59" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out2_addr/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="store_ln12_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="14" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln8_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="15" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_1_load_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="15" slack="1"/>
<pin id="76" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="zext_ln8_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="15" slack="0"/>
<pin id="79" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln8_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="15" slack="0"/>
<pin id="84" dir="0" index="1" bw="15" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="add_ln8_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="15" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln8_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="15" slack="0"/>
<pin id="96" dir="0" index="1" bw="15" slack="1"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="i_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="15" slack="0"/>
<pin id="101" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="106" class="1005" name="zext_ln8_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="1"/>
<pin id="108" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="115" class="1005" name="in_addr_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="1"/>
<pin id="117" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="18" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="28" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="18" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="53"><net_src comp="35" pin="3"/><net_sink comp="48" pin=1"/></net>

<net id="54"><net_src comp="41" pin="3"/><net_sink comp="48" pin=0"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="35" pin="3"/><net_sink comp="62" pin=1"/></net>

<net id="68"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="74" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="86"><net_src comp="74" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="74" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="88" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="24" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="104"><net_src comp="99" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="105"><net_src comp="99" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="109"><net_src comp="77" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="118"><net_src comp="28" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="35" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out1 | {3 }
	Port: out2 | {3 }
 - Input state : 
	Port: split : in_r | {2 3 }
  - Chain level:
	State 1
		store_ln8 : 1
	State 2
		zext_ln8 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		in_addr : 2
		in_load : 3
		store_ln8 : 2
	State 3
		store_ln11 : 1
		store_ln12 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|    add   |  add_ln8_fu_88 |    0    |    22   |
|----------|----------------|---------|---------|
|   icmp   | icmp_ln8_fu_82 |    0    |    12   |
|----------|----------------|---------|---------|
|   zext   | zext_ln8_fu_77 |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    34   |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|    i_reg_99    |   15   |
| in_addr_reg_115|   14   |
|zext_ln8_reg_106|   64   |
+----------------+--------+
|      Total     |   93   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_35 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   34   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   93   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   93   |   43   |
+-----------+--------+--------+--------+
