
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003486                       # Number of seconds simulated
sim_ticks                                  3486137931                       # Number of ticks simulated
final_tick                               529790187939                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169703                       # Simulator instruction rate (inst/s)
host_op_rate                                   214466                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 293352                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893176                       # Number of bytes of host memory used
host_seconds                                 11883.82                       # Real time elapsed on the host
sim_insts                                  2016717427                       # Number of instructions simulated
sim_ops                                    2548672676                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        44544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        79744                       # Number of bytes read from this memory
system.physmem.bytes_read::total               128128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        96640                       # Number of bytes written to this memory
system.physmem.bytes_written::total             96640                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          348                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          623                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1001                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             755                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  755                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       587470                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12777463                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       514036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     22874597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36753566                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       587470                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       514036                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1101505                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27721221                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27721221                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27721221                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       587470                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12777463                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       514036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     22874597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               64474787                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8360044                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3159834                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2577932                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211937                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1344788                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1243773                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          326585                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9409                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3273966                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17167563                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3159834                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1570358                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3722296                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1103588                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        445291                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1593516                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        81225                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8331500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.548518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.341308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4609204     55.32%     55.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          304686      3.66%     58.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          457112      5.49%     64.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316190      3.80%     68.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          223320      2.68%     70.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          217727      2.61%     73.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          131011      1.57%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          280482      3.37%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1791768     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8331500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.377969                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.053525                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3367542                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       468885                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3553442                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        51921                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        889702                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       531942                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          233                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20557534                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1177                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        889702                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3555580                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          48913                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       149697                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3413465                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       274137                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19941824                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        113956                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        93881                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27966213                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92817525                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92817525                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17198975                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10767203                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3589                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1717                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           818168                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1829877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       934373                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11493                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       373341                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18585943                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14834530                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29709                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6212310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19013436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8331500                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.780535                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910643                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2952873     35.44%     35.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1641955     19.71%     55.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1261804     15.14%     70.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       808857      9.71%     80.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       789727      9.48%     89.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       393062      4.72%     94.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       342352      4.11%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        62894      0.75%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77976      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8331500                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          81141     71.73%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         16028     14.17%     85.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15947     14.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12412636     83.67%     83.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       187432      1.26%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1708      0.01%     84.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1458567      9.83%     94.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       774187      5.22%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14834530                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.774456                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             113116                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007625                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38143385                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24801721                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14424278                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14947646                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46840                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       712303                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          619                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       223603                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        889702                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          25418                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4906                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18589373                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        64645                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1829877                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       934373                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1716                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4182                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       128475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115731                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       244206                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14562156                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1363018                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       272374                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2119838                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2070950                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            756820                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.741876                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14430637                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14424278                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9346093                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26545385                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.725383                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.352080                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326379                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6262971                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3416                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213453                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7441798                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.656371                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174174                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2827943     38.00%     38.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2138900     28.74%     66.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       805379     10.82%     77.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       452749      6.08%     83.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       387695      5.21%     88.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       172915      2.32%     91.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       167451      2.25%     93.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       111715      1.50%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       377051      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7441798                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326379                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117567                       # Number of loads committed
system.switch_cpus0.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788374                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096966                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254953                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       377051                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25654097                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38069038                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1712                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  28544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326379                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836004                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836004                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.196166                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.196166                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65398528                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20067988                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18894150                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3416                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8360044                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3071933                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2499642                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206273                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1286624                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1207238                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          314406                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9110                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3393207                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16793841                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3071933                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1521644                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3524496                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1058325                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        506607                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1658000                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81902                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8272835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.501039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.303805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4748339     57.40%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          188709      2.28%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          245221      2.96%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          372175      4.50%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          362335      4.38%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          275929      3.34%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164651      1.99%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          245695      2.97%     79.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1669781     20.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8272835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367454                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.008822                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3507333                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       495821                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3394543                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26818                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        848319                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       519492                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20079255                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1165                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        848319                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3693584                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         102878                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       121232                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3230720                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       276095                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19489709                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           77                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        118731                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        87218                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27153044                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90771454                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90771454                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16837547                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10315429                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4109                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2332                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           787713                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1806157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       956688                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18552                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       312885                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18109426                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3936                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14573214                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27044                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5916171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17979604                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          648                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8272835                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761574                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898120                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2861847     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1821668     22.02%     56.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1177208     14.23%     70.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       803051      9.71%     80.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       751489      9.08%     89.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       399942      4.83%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       294967      3.57%     98.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        88795      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73868      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8272835                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          72075     69.28%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14765     14.19%     83.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17189     16.52%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12124687     83.20%     83.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       205696      1.41%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1644      0.01%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1439153      9.88%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       802034      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14573214                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.743198                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             104031                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007139                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37550337                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24029625                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14161420                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14677245                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        49353                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       694182                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          196                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           95                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       243618                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           20                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        848319                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60056                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10260                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18113362                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       117548                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1806157                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       956688                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2292                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7725                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           95                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125451                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117249                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       242700                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14291516                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1354873                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       281697                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2138507                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2000390                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            783634                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.709502                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14165410                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14161420                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9097683                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25541741                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.693941                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356189                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9863245                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12122443                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5990906                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3288                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209506                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7424516                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632759                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153309                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2851285     38.40%     38.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2138284     28.80%     67.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       788840     10.62%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       451107      6.08%     83.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       375431      5.06%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       185434      2.50%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184902      2.49%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        79012      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       370221      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7424516                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9863245                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12122443                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1825045                       # Number of memory references committed
system.switch_cpus1.commit.loads              1111975                       # Number of loads committed
system.switch_cpus1.commit.membars               1644                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1738364                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10927068                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247359                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       370221                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25167644                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37075517                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  87209                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9863245                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12122443                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9863245                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.847596                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.847596                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.179808                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.179808                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64317977                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19555843                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18555223                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3288                       # number of misc regfile writes
system.l2.replacements                           1001                       # number of replacements
system.l2.tagsinuse                      32767.906292                       # Cycle average of tags in use
system.l2.total_refs                           887937                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33769                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.294442                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4536.155922                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.962248                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    174.439388                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.975120                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    317.986446                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst              2.727161                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10847.325715                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          16858.334293                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.138432                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000487                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.005323                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000426                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.009704                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000083                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.331034                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.514476                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         2957                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4781                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7738                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3541                       # number of Writeback hits
system.l2.Writeback_hits::total                  3541                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         2957                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4781                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7738                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         2957                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4781                       # number of overall hits
system.l2.overall_hits::total                    7738                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          348                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          620                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   998                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          348                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          623                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1001                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          348                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          623                       # number of overall misses
system.l2.overall_misses::total                  1001                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       714456                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     15906143                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       678241                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     27489097                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        44787937                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       105113                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        105113                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       714456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     15906143                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       678241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     27594210                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         44893050                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       714456                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     15906143                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       678241                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     27594210                       # number of overall miss cycles
system.l2.overall_miss_latency::total        44893050                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3305                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8736                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3541                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3541                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3305                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5404                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8739                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3305                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5404                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8739                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.105295                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.114794                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.114240                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.105295                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.115285                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.114544                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.105295                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.115285                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.114544                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44653.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45707.307471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48445.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44337.253226                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 44877.692385                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 35037.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 35037.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44653.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45707.307471                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48445.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44292.471910                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 44848.201798                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44653.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45707.307471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48445.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44292.471910                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 44848.201798                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  755                       # number of writebacks
system.l2.writebacks::total                       755                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          348                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          620                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              998                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1001                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1001                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       622241                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     13908210                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       596536                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     23878157                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     39005144                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        88080                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        88080                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       622241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     13908210                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       596536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     23966237                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     39093224                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       622241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     13908210                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       596536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     23966237                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     39093224                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.105295                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.114794                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.114240                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.105295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.115285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.114544                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.105295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.115285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.114544                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38890.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39966.120690                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42609.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38513.156452                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39083.310621                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        29360                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        29360                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38890.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39966.120690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42609.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 38469.080257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39054.169830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38890.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39966.120690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42609.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 38469.080257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39054.169830                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.962221                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001601149                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2167967.854978                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.962221                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025580                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1593497                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1593497                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1593497                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1593497                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1593497                       # number of overall hits
system.cpu0.icache.overall_hits::total        1593497                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       915361                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       915361                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       915361                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       915361                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       915361                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       915361                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1593516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1593516                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1593516                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1593516                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1593516                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1593516                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48176.894737                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48176.894737                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48176.894737                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48176.894737                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48176.894737                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48176.894737                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       735468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       735468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       735468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       735468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       735468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       735468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45966.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45966.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45966.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45966.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45966.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45966.750000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3305                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147921825                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3561                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              41539.406066                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   217.165370                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    38.834630                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.848302                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.151698                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1037510                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1037510                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707342                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707342                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1713                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1713                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1708                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1744852                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1744852                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1744852                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1744852                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         6671                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6671                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         6671                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6671                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         6671                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6671                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    157460986                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    157460986                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    157460986                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    157460986                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    157460986                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    157460986                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1044181                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1044181                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1751523                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1751523                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1751523                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1751523                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006389                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006389                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003809                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003809                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003809                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003809                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 23603.805426                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23603.805426                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 23603.805426                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23603.805426                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 23603.805426                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23603.805426                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1001                       # number of writebacks
system.cpu0.dcache.writebacks::total             1001                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3366                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3366                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3366                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3366                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3366                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3366                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3305                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3305                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3305                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3305                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3305                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3305                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     40767918                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     40767918                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     40767918                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     40767918                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     40767918                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     40767918                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001887                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001887                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12335.224811                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12335.224811                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12335.224811                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12335.224811                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12335.224811                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12335.224811                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.975093                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998519778                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2009094.120724                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.975093                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022396                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796434                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1657983                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1657983                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1657983                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1657983                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1657983                       # number of overall hits
system.cpu1.icache.overall_hits::total        1657983                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       862760                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       862760                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       862760                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       862760                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       862760                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       862760                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1658000                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1658000                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1658000                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1658000                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1658000                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1658000                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50750.588235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50750.588235                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50750.588235                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50750.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50750.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50750.588235                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       704919                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       704919                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       704919                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       704919                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       704919                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       704919                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50351.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50351.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50351.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50351.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50351.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50351.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5404                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157231288                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5660                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27779.379505                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.752102                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.247898                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885750                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114250                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1030868                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1030868                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       709230                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        709230                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1738                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1738                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1644                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1644                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1740098                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1740098                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1740098                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1740098                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13703                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13703                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          436                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          436                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14139                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14139                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14139                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14139                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    377570431                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    377570431                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     22300792                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     22300792                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    399871223                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    399871223                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    399871223                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    399871223                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1044571                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1044571                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       709666                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       709666                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1644                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1644                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1754237                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1754237                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1754237                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1754237                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013118                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013118                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000614                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000614                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008060                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008060                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008060                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008060                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27553.851784                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27553.851784                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 51148.605505                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51148.605505                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28281.435957                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28281.435957                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28281.435957                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28281.435957                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        76878                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        38439                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2540                       # number of writebacks
system.cpu1.dcache.writebacks::total             2540                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8302                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          433                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          433                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8735                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8735                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8735                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8735                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5401                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5401                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5404                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5404                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5404                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5404                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     68370431                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     68370431                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       108113                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       108113                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     68478544                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     68478544                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     68478544                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     68478544                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005171                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005171                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003081                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003081                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003081                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003081                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12658.846695                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12658.846695                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 36037.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36037.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12671.825315                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12671.825315                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12671.825315                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12671.825315                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
