verilog xil_defaultlib --include "../../../../axi_lite.srcs/sources_1/bd/axi_lite/ipshared/ec67/hdl" --include "../../../../axi_lite.srcs/sources_1/bd/axi_lite/ipshared/02c8/hdl/verilog" --include "../../../../axi_lite.srcs/sources_1/bd/axi_lite/ipshared/1313/hdl" --include "../../../../axi_lite.srcs/sources_1/bd/axi_lite/ipshared/4868" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_processing_system7_0_0/sim/axi_lite_processing_system7_0_0.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/sim/axi_lite.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ipshared/848f/vga_module.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_vga_module_0_0/sim/axi_lite_vga_module_0_0.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ipshared/28c5/par2ser.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_par2ser_0_0/sim/axi_lite_par2ser_0_0.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_par2ser_1_0/sim/axi_lite_par2ser_1_0.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_par2ser_2_0/sim/axi_lite_par2ser_2_0.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_par2ser_3_0/sim/axi_lite_par2ser_3_0.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ipshared/3cc6/encode.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_encode_0_0/sim/axi_lite_encode_0_0.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_encode_1_0/sim/axi_lite_encode_1_0.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_encode_2_0/sim/axi_lite_encode_2_0.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_clk_wiz_0_0/axi_lite_clk_wiz_0_0_clk_wiz.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_clk_wiz_0_0/axi_lite_clk_wiz_0_0.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_xlconstant_0_0/sim/axi_lite_xlconstant_0_0.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_xlconstant_1_0/sim/axi_lite_xlconstant_1_0.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ipshared/1476/hdl/m_axi_lite_v1_0_S00_AXI.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ipshared/1476/hdl/m_axi_lite_v1_0.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_m_axi_lite_0_1/sim/axi_lite_m_axi_lite_0_1.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_xlconstant_2_0/sim/axi_lite_xlconstant_2_0.v" \
"../../../../axi_lite.srcs/sources_1/bd/axi_lite/ip/axi_lite_auto_pc_0/sim/axi_lite_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
