

================================================================
== Vivado HLS Report for 'remux'
================================================================
* Date:           Fri Nov  9 23:09:43 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     7.515|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.51>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%remuxState_load = load i3* @remuxState, align 1" [sources/valueStore/valueStore.cpp:598]   --->   Operation 3 'load' 'remuxState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%rmMdBuffer_metadata_1 = load i124* @rmMdBuffer_metadata_s, align 8" [sources/valueStore/valueStore.cpp:610]   --->   Operation 4 'load' 'rmMdBuffer_metadata_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rmKeyLength_load = load i8* @rmKeyLength, align 1" [sources/valueStore/valueStore.cpp:611]   --->   Operation 5 'load' 'rmKeyLength_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rmValueLength_load = load i16* @rmValueLength, align 2" [sources/valueStore/valueStore.cpp:693]   --->   Operation 6 'load' 'rmValueLength_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.86ns)   --->   "%tmp_s = icmp eq i8 %rmKeyLength_load, 0" [sources/valueStore/valueStore.cpp:651]   --->   Operation 7 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_97 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %rmKeyLength_load, i32 3, i32 7)" [sources/valueStore/valueStore.cpp:655]   --->   Operation 8 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.87ns)   --->   "%icmp = icmp ne i5 %tmp_97, 0" [sources/valueStore/valueStore.cpp:655]   --->   Operation 9 'icmp' 'icmp' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.20ns)   --->   "switch i3 %remuxState_load, label %._crit_edge1.i [
    i3 0, label %0
    i3 1, label %._crit_edge2.i
    i3 2, label %8
    i3 -1, label %12
    i3 -3, label %14
    i3 -4, label %18
  ]" [sources/valueStore/valueStore.cpp:598]   --->   Operation 10 'switch' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %._crit_edge36.i, label %19" [sources/valueStore/valueStore.cpp:718]   --->   Operation 11 'br' <Predicate = (remuxState_load == 4)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @keyBuffer_V_V, i32 1) nounwind" [sources/valueStore/valueStore.cpp:718]   --->   Operation 12 'nbreadreq' 'tmp_3' <Predicate = (remuxState_load == 4 & !tmp_s)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (1.20ns)   --->   "br i1 %tmp_3, label %._crit_edge36.i, label %._crit_edge1.i" [sources/valueStore/valueStore.cpp:718]   --->   Operation 13 'br' <Predicate = (remuxState_load == 4 & !tmp_s)> <Delay = 1.20>
ST_1 : Operation 14 [1/1] (1.18ns)   --->   "%tmp_64_i = icmp eq i16 %rmValueLength_load, 0" [sources/valueStore/valueStore.cpp:718]   --->   Operation 14 'icmp' 'tmp_64_i' <Predicate = (remuxState_load == 4 & tmp_s) | (remuxState_load == 4 & tmp_3)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp_64_i, label %._crit_edge40.i, label %20" [sources/valueStore/valueStore.cpp:718]   --->   Operation 15 'br' <Predicate = (remuxState_load == 4 & tmp_s) | (remuxState_load == 4 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @getPath2remux_V_V, i32 1) nounwind" [sources/valueStore/valueStore.cpp:718]   --->   Operation 16 'nbreadreq' 'tmp_10' <Predicate = (remuxState_load == 4 & tmp_s & !tmp_64_i) | (remuxState_load == 4 & tmp_3 & !tmp_64_i)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (1.20ns)   --->   "br i1 %tmp_10, label %._crit_edge40.i, label %._crit_edge1.i" [sources/valueStore/valueStore.cpp:718]   --->   Operation 17 'br' <Predicate = (remuxState_load == 4 & tmp_s & !tmp_64_i) | (remuxState_load == 4 & tmp_3 & !tmp_64_i)> <Delay = 1.20>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "br i1 %tmp_s, label %._crit_edge44.i, label %._crit_edge45.i" [sources/valueStore/valueStore.cpp:719]   --->   Operation 18 'br' <Predicate = (remuxState_load == 4 & tmp_s & tmp_64_i) | (remuxState_load == 4 & tmp_3 & tmp_64_i) | (remuxState_load == 4 & tmp_s & tmp_10) | (remuxState_load == 4 & tmp_3 & tmp_10)> <Delay = 0.85>
ST_1 : Operation 19 [1/1] (2.39ns)   --->   "%tmp_V_13 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V) nounwind" [sources/valueStore/valueStore.cpp:720]   --->   Operation 19 'read' 'tmp_V_13' <Predicate = (remuxState_load == 4 & !tmp_s & tmp_3 & tmp_64_i) | (remuxState_load == 4 & !tmp_s & tmp_3 & tmp_10)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (1.35ns)   --->   "%tmp_71_i = add i8 %rmKeyLength_load, -8" [sources/valueStore/valueStore.cpp:722]   --->   Operation 20 'add' 'tmp_71_i' <Predicate = (remuxState_load == 4 & !tmp_s & tmp_3 & tmp_64_i) | (remuxState_load == 4 & !tmp_s & tmp_3 & tmp_10)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.37ns)   --->   "%storemerge7_i = select i1 %icmp, i8 %tmp_71_i, i8 0" [sources/valueStore/valueStore.cpp:722]   --->   Operation 21 'select' 'storemerge7_i' <Predicate = (remuxState_load == 4 & !tmp_s & tmp_3 & tmp_64_i) | (remuxState_load == 4 & !tmp_s & tmp_3 & tmp_10)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.85ns)   --->   "br label %._crit_edge44.i" [sources/valueStore/valueStore.cpp:723]   --->   Operation 22 'br' <Predicate = (remuxState_load == 4 & !tmp_s & tmp_3 & tmp_64_i) | (remuxState_load == 4 & !tmp_s & tmp_3 & tmp_10)> <Delay = 0.85>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_keyValid_V_1 = phi i1 [ false, %._crit_edge40.i ], [ true, %._crit_edge45.i ]"   --->   Operation 23 'phi' 'tmp_keyValid_V_1' <Predicate = (remuxState_load == 4 & tmp_s & tmp_64_i) | (remuxState_load == 4 & tmp_3 & tmp_64_i) | (remuxState_load == 4 & tmp_s & tmp_10) | (remuxState_load == 4 & tmp_3 & tmp_10)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rmKeyLength_load_i = phi i8 [ %rmKeyLength_load, %._crit_edge40.i ], [ %storemerge7_i, %._crit_edge45.i ]" [sources/valueStore/valueStore.cpp:611]   --->   Operation 24 'phi' 'rmKeyLength_load_i' <Predicate = (remuxState_load == 4 & tmp_s & tmp_64_i) | (remuxState_load == 4 & tmp_3 & tmp_64_i) | (remuxState_load == 4 & tmp_s & tmp_10) | (remuxState_load == 4 & tmp_3 & tmp_10)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "br i1 %tmp_64_i, label %._crit_edge46.i, label %._crit_edge47.i" [sources/valueStore/valueStore.cpp:724]   --->   Operation 25 'br' <Predicate = (remuxState_load == 4 & tmp_s & tmp_64_i) | (remuxState_load == 4 & tmp_3 & tmp_64_i) | (remuxState_load == 4 & tmp_s & tmp_10) | (remuxState_load == 4 & tmp_3 & tmp_10)> <Delay = 0.85>
ST_1 : Operation 26 [1/1] (2.39ns)   --->   "%tmp_V_14 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @getPath2remux_V_V) nounwind" [sources/valueStore/valueStore.cpp:725]   --->   Operation 26 'read' 'tmp_V_14' <Predicate = (remuxState_load == 4 & tmp_s & !tmp_64_i & tmp_10) | (remuxState_load == 4 & tmp_3 & !tmp_64_i & tmp_10)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_111 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %rmValueLength_load, i32 3, i32 15)" [sources/valueStore/valueStore.cpp:727]   --->   Operation 27 'partselect' 'tmp_111' <Predicate = (remuxState_load == 4 & tmp_s & !tmp_64_i & tmp_10) | (remuxState_load == 4 & tmp_3 & !tmp_64_i & tmp_10)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.06ns)   --->   "%icmp1 = icmp ne i13 %tmp_111, 0" [sources/valueStore/valueStore.cpp:727]   --->   Operation 28 'icmp' 'icmp1' <Predicate = (remuxState_load == 4 & tmp_s & !tmp_64_i & tmp_10) | (remuxState_load == 4 & tmp_3 & !tmp_64_i & tmp_10)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.30ns)   --->   "%tmp_77_i = add i16 %rmValueLength_load, -8" [sources/valueStore/valueStore.cpp:727]   --->   Operation 29 'add' 'tmp_77_i' <Predicate = (remuxState_load == 4 & tmp_s & !tmp_64_i & tmp_10) | (remuxState_load == 4 & tmp_3 & !tmp_64_i & tmp_10)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.47ns)   --->   "%storemerge_i = select i1 %icmp1, i16 %tmp_77_i, i16 0" [sources/valueStore/valueStore.cpp:727]   --->   Operation 30 'select' 'storemerge_i' <Predicate = (remuxState_load == 4 & tmp_s & !tmp_64_i & tmp_10) | (remuxState_load == 4 & tmp_3 & !tmp_64_i & tmp_10)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.92ns)   --->   "store i16 %storemerge_i, i16* @rmValueLength, align 2" [sources/valueStore/valueStore.cpp:727]   --->   Operation 31 'store' <Predicate = (remuxState_load == 4 & tmp_s & !tmp_64_i & tmp_10) | (remuxState_load == 4 & tmp_3 & !tmp_64_i & tmp_10)> <Delay = 0.92>
ST_1 : Operation 32 [1/1] (0.85ns)   --->   "br label %._crit_edge46.i" [sources/valueStore/valueStore.cpp:728]   --->   Operation 32 'br' <Predicate = (remuxState_load == 4 & tmp_s & !tmp_64_i & tmp_10) | (remuxState_load == 4 & tmp_3 & !tmp_64_i & tmp_10)> <Delay = 0.85>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_84_i)   --->   "%tmp_83_i = phi i16 [ %storemerge_i, %._crit_edge47.i ], [ %rmValueLength_load, %._crit_edge44.i ]" [sources/valueStore/valueStore.cpp:727]   --->   Operation 33 'phi' 'tmp_83_i' <Predicate = (remuxState_load == 4 & tmp_s & tmp_64_i) | (remuxState_load == 4 & tmp_3 & tmp_64_i) | (remuxState_load == 4 & tmp_s & tmp_10) | (remuxState_load == 4 & tmp_3 & tmp_10)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_84_i = icmp eq i16 %tmp_83_i, 0" [sources/valueStore/valueStore.cpp:729]   --->   Operation 34 'icmp' 'tmp_84_i' <Predicate = (remuxState_load == 4 & tmp_s & tmp_64_i) | (remuxState_load == 4 & tmp_3 & tmp_64_i) | (remuxState_load == 4 & tmp_s & tmp_10) | (remuxState_load == 4 & tmp_3 & tmp_10)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.86ns)   --->   "%tmp_85_i = icmp eq i8 %rmKeyLength_load_i, 0" [sources/valueStore/valueStore.cpp:729]   --->   Operation 35 'icmp' 'tmp_85_i' <Predicate = (remuxState_load == 4 & tmp_s & tmp_64_i) | (remuxState_load == 4 & tmp_3 & tmp_64_i) | (remuxState_load == 4 & tmp_s & tmp_10) | (remuxState_load == 4 & tmp_3 & tmp_10)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%tmp_EOP_V_2 = and i1 %tmp_84_i, %tmp_85_i" [sources/valueStore/valueStore.cpp:729]   --->   Operation 36 'and' 'tmp_EOP_V_2' <Predicate = (remuxState_load == 4 & tmp_s & tmp_64_i) | (remuxState_load == 4 & tmp_3 & tmp_64_i) | (remuxState_load == 4 & tmp_s & tmp_10) | (remuxState_load == 4 & tmp_3 & tmp_10)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.20ns)   --->   "br label %._crit_edge1.i" [sources/valueStore/valueStore.cpp:734]   --->   Operation 37 'br' <Predicate = (remuxState_load == 4 & tmp_s & tmp_64_i) | (remuxState_load == 4 & tmp_3 & tmp_64_i) | (remuxState_load == 4 & tmp_s & tmp_10) | (remuxState_load == 4 & tmp_3 & tmp_10)> <Delay = 1.20>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i128P(i128* @metadataBuffer_V, i32 1) nounwind"   --->   Operation 38 'nbreadreq' 'tmp_1' <Predicate = (remuxState_load == 5)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (1.20ns)   --->   "br i1 %tmp_1, label %15, label %._crit_edge1.i" [sources/valueStore/valueStore.cpp:693]   --->   Operation 39 'br' <Predicate = (remuxState_load == 5)> <Delay = 1.20>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %._crit_edge24.i, label %16" [sources/valueStore/valueStore.cpp:693]   --->   Operation 40 'br' <Predicate = (remuxState_load == 5 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @keyBuffer_V_V, i32 1) nounwind" [sources/valueStore/valueStore.cpp:693]   --->   Operation 41 'nbreadreq' 'tmp_8' <Predicate = (remuxState_load == 5 & !tmp_s & tmp_1)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (1.20ns)   --->   "br i1 %tmp_8, label %._crit_edge24.i, label %._crit_edge1.i" [sources/valueStore/valueStore.cpp:693]   --->   Operation 42 'br' <Predicate = (remuxState_load == 5 & !tmp_s & tmp_1)> <Delay = 1.20>
ST_1 : Operation 43 [1/1] (1.18ns)   --->   "%tmp_68_i = icmp eq i16 %rmValueLength_load, 0" [sources/valueStore/valueStore.cpp:693]   --->   Operation 43 'icmp' 'tmp_68_i' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1) | (remuxState_load == 5 & tmp_1 & tmp_8)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %tmp_68_i, label %._crit_edge28.i, label %17" [sources/valueStore/valueStore.cpp:693]   --->   Operation 44 'br' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1) | (remuxState_load == 5 & tmp_1 & tmp_8)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @getPath2remux_V_V, i32 1) nounwind" [sources/valueStore/valueStore.cpp:693]   --->   Operation 45 'nbreadreq' 'tmp_13' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & !tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & !tmp_68_i)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (1.20ns)   --->   "br i1 %tmp_13, label %._crit_edge28.i, label %._crit_edge1.i" [sources/valueStore/valueStore.cpp:693]   --->   Operation 46 'br' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & !tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & !tmp_68_i)> <Delay = 1.20>
ST_1 : Operation 47 [1/1] (2.39ns)   --->   "%tmp_8_1 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* @metadataBuffer_V) nounwind"   --->   Operation 47 'read' 'tmp_8_1' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%outputWord_metadata_1 = trunc i128 %tmp_8_1 to i124" [sources/valueStore/../globals.h:128->sources/valueStore/valueStore.cpp:694]   --->   Operation 48 'trunc' 'outputWord_metadata_1' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.92ns)   --->   "store i124 %outputWord_metadata_1, i124* @rmMdBuffer_metadata_s, align 8" [sources/valueStore/../globals.h:128->sources/valueStore/valueStore.cpp:694]   --->   Operation 49 'store' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 0.92>
ST_1 : Operation 50 [1/1] (0.85ns)   --->   "br i1 %tmp_s, label %._crit_edge32.i, label %._crit_edge33.i" [sources/valueStore/valueStore.cpp:695]   --->   Operation 50 'br' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 0.85>
ST_1 : Operation 51 [1/1] (2.39ns)   --->   "%tmp_V_11 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V) nounwind" [sources/valueStore/valueStore.cpp:696]   --->   Operation 51 'read' 'tmp_V_11' <Predicate = (remuxState_load == 5 & !tmp_s & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & !tmp_s & tmp_1 & tmp_8 & tmp_13)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (1.35ns)   --->   "%tmp_75_i = add i8 %rmKeyLength_load, -8" [sources/valueStore/valueStore.cpp:698]   --->   Operation 52 'add' 'tmp_75_i' <Predicate = (remuxState_load == 5 & !tmp_s & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & !tmp_s & tmp_1 & tmp_8 & tmp_13)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.37ns)   --->   "%storemerge8_i = select i1 %icmp, i8 %tmp_75_i, i8 0" [sources/valueStore/valueStore.cpp:698]   --->   Operation 53 'select' 'storemerge8_i' <Predicate = (remuxState_load == 5 & !tmp_s & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & !tmp_s & tmp_1 & tmp_8 & tmp_13)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.85ns)   --->   "br label %._crit_edge32.i" [sources/valueStore/valueStore.cpp:699]   --->   Operation 54 'br' <Predicate = (remuxState_load == 5 & !tmp_s & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & !tmp_s & tmp_1 & tmp_8 & tmp_13)> <Delay = 0.85>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_keyValid_V_2 = phi i1 [ false, %._crit_edge28.i ], [ true, %._crit_edge33.i ]"   --->   Operation 55 'phi' 'tmp_keyValid_V_2' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%rmKeyLength_load_1_i = phi i8 [ %rmKeyLength_load, %._crit_edge28.i ], [ %storemerge8_i, %._crit_edge33.i ]" [sources/valueStore/valueStore.cpp:611]   --->   Operation 56 'phi' 'rmKeyLength_load_1_i' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.85ns)   --->   "br i1 %tmp_68_i, label %._crit_edge34.i, label %._crit_edge35.i" [sources/valueStore/valueStore.cpp:700]   --->   Operation 57 'br' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 0.85>
ST_1 : Operation 58 [1/1] (2.39ns)   --->   "%tmp_V_12 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @getPath2remux_V_V) nounwind" [sources/valueStore/valueStore.cpp:701]   --->   Operation 58 'read' 'tmp_V_12' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & !tmp_68_i & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & !tmp_68_i & tmp_13)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_112 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %rmValueLength_load, i32 3, i32 15)" [sources/valueStore/valueStore.cpp:703]   --->   Operation 59 'partselect' 'tmp_112' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & !tmp_68_i & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & !tmp_68_i & tmp_13)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.06ns)   --->   "%icmp2 = icmp ne i13 %tmp_112, 0" [sources/valueStore/valueStore.cpp:703]   --->   Operation 60 'icmp' 'icmp2' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & !tmp_68_i & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & !tmp_68_i & tmp_13)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.30ns)   --->   "%tmp_82_i = add i16 %rmValueLength_load, -8" [sources/valueStore/valueStore.cpp:703]   --->   Operation 61 'add' 'tmp_82_i' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & !tmp_68_i & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & !tmp_68_i & tmp_13)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.47ns)   --->   "%storemerge9_i = select i1 %icmp2, i16 %tmp_82_i, i16 0" [sources/valueStore/valueStore.cpp:703]   --->   Operation 62 'select' 'storemerge9_i' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & !tmp_68_i & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & !tmp_68_i & tmp_13)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.92ns)   --->   "store i16 %storemerge9_i, i16* @rmValueLength, align 2" [sources/valueStore/valueStore.cpp:703]   --->   Operation 63 'store' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & !tmp_68_i & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & !tmp_68_i & tmp_13)> <Delay = 0.92>
ST_1 : Operation 64 [1/1] (0.85ns)   --->   "br label %._crit_edge34.i" [sources/valueStore/valueStore.cpp:704]   --->   Operation 64 'br' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & !tmp_68_i & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & !tmp_68_i & tmp_13)> <Delay = 0.85>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp_89_i)   --->   "%tmp_88_i = phi i16 [ %storemerge9_i, %._crit_edge35.i ], [ %rmValueLength_load, %._crit_edge32.i ]" [sources/valueStore/valueStore.cpp:703]   --->   Operation 65 'phi' 'tmp_88_i' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_89_i = icmp eq i16 %tmp_88_i, 0" [sources/valueStore/valueStore.cpp:706]   --->   Operation 66 'icmp' 'tmp_89_i' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.86ns)   --->   "%tmp_90_i = icmp eq i8 %rmKeyLength_load_1_i, 0" [sources/valueStore/valueStore.cpp:706]   --->   Operation 67 'icmp' 'tmp_90_i' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.48ns)   --->   "%tmp_EOP_V_3 = and i1 %tmp_89_i, %tmp_90_i" [sources/valueStore/valueStore.cpp:706]   --->   Operation 68 'and' 'tmp_EOP_V_3' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.51ns)   --->   "%storemerge1_i = select i1 %tmp_EOP_V_3, i3 0, i3 -4" [sources/valueStore/valueStore.cpp:706]   --->   Operation 69 'select' 'storemerge1_i' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.20ns)   --->   "br label %._crit_edge1.i" [sources/valueStore/valueStore.cpp:713]   --->   Operation 70 'br' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 1.20>
ST_1 : Operation 71 [1/1] (1.20ns)   --->   "br i1 %tmp_s, label %._crit_edge1.i, label %13" [sources/valueStore/valueStore.cpp:677]   --->   Operation 71 'br' <Predicate = (remuxState_load == 7)> <Delay = 1.20>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @keyBuffer_V_V, i32 1) nounwind" [sources/valueStore/valueStore.cpp:678]   --->   Operation 72 'nbreadreq' 'tmp_2' <Predicate = (remuxState_load == 7 & !tmp_s)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (1.20ns)   --->   "br i1 %tmp_2, label %._crit_edge21.i, label %._crit_edge1.i" [sources/valueStore/valueStore.cpp:678]   --->   Operation 73 'br' <Predicate = (remuxState_load == 7 & !tmp_s)> <Delay = 1.20>
ST_1 : Operation 74 [1/1] (2.39ns)   --->   "%tmp_V_10 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V) nounwind" [sources/valueStore/valueStore.cpp:679]   --->   Operation 74 'read' 'tmp_V_10' <Predicate = (remuxState_load == 7 & !tmp_s & tmp_2)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 75 [1/1] (1.35ns)   --->   "%tmp_62_i = add i8 %rmKeyLength_load, -8" [sources/valueStore/valueStore.cpp:681]   --->   Operation 75 'add' 'tmp_62_i' <Predicate = (remuxState_load == 7 & !tmp_s & tmp_2)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.37ns)   --->   "%storemerge4_i = select i1 %icmp, i8 %tmp_62_i, i8 0" [sources/valueStore/valueStore.cpp:681]   --->   Operation 76 'select' 'storemerge4_i' <Predicate = (remuxState_load == 7 & !tmp_s & tmp_2)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.86ns)   --->   "%tmp_EOP_V = icmp eq i8 %storemerge4_i, 0" [sources/valueStore/valueStore.cpp:682]   --->   Operation 77 'icmp' 'tmp_EOP_V' <Predicate = (remuxState_load == 7 & !tmp_s & tmp_2)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.20ns)   --->   "br label %._crit_edge1.i" [sources/valueStore/valueStore.cpp:687]   --->   Operation 78 'br' <Predicate = (remuxState_load == 7 & !tmp_s & tmp_2)> <Delay = 1.20>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i128P(i128* @metadataBuffer_V, i32 1) nounwind"   --->   Operation 79 'nbreadreq' 'tmp_9' <Predicate = (remuxState_load == 2)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (1.20ns)   --->   "br i1 %tmp_9, label %9, label %._crit_edge1.i" [sources/valueStore/valueStore.cpp:649]   --->   Operation 80 'br' <Predicate = (remuxState_load == 2)> <Delay = 1.20>
ST_1 : Operation 81 [1/1] (2.39ns)   --->   "%tmp_4 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* @metadataBuffer_V) nounwind"   --->   Operation 81 'read' 'tmp_4' <Predicate = (remuxState_load == 2 & tmp_9)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%outputWord_metadata_s = trunc i128 %tmp_4 to i124" [sources/valueStore/../globals.h:128->sources/valueStore/valueStore.cpp:650]   --->   Operation 82 'trunc' 'outputWord_metadata_s' <Predicate = (remuxState_load == 2 & tmp_9)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.92ns)   --->   "store i124 %outputWord_metadata_s, i124* @rmMdBuffer_metadata_s, align 8" [sources/valueStore/../globals.h:128->sources/valueStore/valueStore.cpp:650]   --->   Operation 83 'store' <Predicate = (remuxState_load == 2 & tmp_9)> <Delay = 0.92>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %11, label %10" [sources/valueStore/valueStore.cpp:651]   --->   Operation 84 'br' <Predicate = (remuxState_load == 2 & tmp_9)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @keyBuffer_V_V, i32 1) nounwind" [sources/valueStore/valueStore.cpp:652]   --->   Operation 85 'nbreadreq' 'tmp_5' <Predicate = (remuxState_load == 2 & !tmp_s & tmp_9)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 86 [1/1] (1.20ns)   --->   "br i1 %tmp_5, label %._crit_edge18.i, label %._crit_edge1.i" [sources/valueStore/valueStore.cpp:652]   --->   Operation 86 'br' <Predicate = (remuxState_load == 2 & !tmp_s & tmp_9)> <Delay = 1.20>
ST_1 : Operation 87 [1/1] (2.39ns)   --->   "%tmp_V_9 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V) nounwind" [sources/valueStore/valueStore.cpp:653]   --->   Operation 87 'read' 'tmp_V_9' <Predicate = (remuxState_load == 2 & !tmp_s & tmp_9 & tmp_5)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 88 [1/1] (1.35ns)   --->   "%tmp_66_i = add i8 -8, %rmKeyLength_load" [sources/valueStore/valueStore.cpp:655]   --->   Operation 88 'add' 'tmp_66_i' <Predicate = (remuxState_load == 2 & !tmp_s & tmp_9 & tmp_5)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.37ns)   --->   "%storemerge5_i = select i1 %icmp, i8 %tmp_66_i, i8 0" [sources/valueStore/valueStore.cpp:655]   --->   Operation 89 'select' 'storemerge5_i' <Predicate = (remuxState_load == 2 & !tmp_s & tmp_9 & tmp_5)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.86ns)   --->   "%tmp_EOP_V_1 = icmp eq i8 %storemerge5_i, 0" [sources/valueStore/valueStore.cpp:657]   --->   Operation 90 'icmp' 'tmp_EOP_V_1' <Predicate = (remuxState_load == 2 & !tmp_s & tmp_9 & tmp_5)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node storemerge6_cast_i)   --->   "%not_tmp_EOP_V_i = xor i1 %tmp_EOP_V_1, true" [sources/valueStore/valueStore.cpp:657]   --->   Operation 91 'xor' 'not_tmp_EOP_V_i' <Predicate = (remuxState_load == 2 & !tmp_s & tmp_9 & tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.49ns) (out node of the LUT)   --->   "%storemerge6_cast_i = select i1 %not_tmp_EOP_V_i, i3 -1, i3 0" [sources/valueStore/valueStore.cpp:657]   --->   Operation 92 'select' 'storemerge6_cast_i' <Predicate = (remuxState_load == 2 & !tmp_s & tmp_9 & tmp_5)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (1.20ns)   --->   "br label %._crit_edge1.i" [sources/valueStore/valueStore.cpp:664]   --->   Operation 93 'br' <Predicate = (remuxState_load == 2 & !tmp_s & tmp_9 & tmp_5)> <Delay = 1.20>
ST_1 : Operation 94 [1/1] (1.20ns)   --->   "br label %._crit_edge1.i"   --->   Operation 94 'br' <Predicate = (remuxState_load == 2 & tmp_s & tmp_9)> <Delay = 1.20>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i128P(i128* @metadataBuffer_V, i32 1) nounwind"   --->   Operation 95 'nbreadreq' 'tmp' <Predicate = (remuxState_load == 0)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 96 [1/1] (0.85ns)   --->   "br i1 %tmp, label %1, label %._crit_edge2.i" [sources/valueStore/valueStore.cpp:601]   --->   Operation 96 'br' <Predicate = (remuxState_load == 0)> <Delay = 0.85>
ST_1 : Operation 97 [1/1] (2.39ns)   --->   "%tmp372 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* @metadataBuffer_V) nounwind"   --->   Operation 97 'read' 'tmp372' <Predicate = (remuxState_load == 0 & tmp)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_Val2_s = trunc i128 %tmp372 to i124" [sources/valueStore/../globals.h:128->sources/valueStore/valueStore.cpp:602]   --->   Operation 98 'trunc' 'p_Val2_s' <Predicate = (remuxState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.92ns)   --->   "store i124 %p_Val2_s, i124* @rmMdBuffer_metadata_s, align 8" [sources/valueStore/../globals.h:128->sources/valueStore/valueStore.cpp:602]   --->   Operation 99 'store' <Predicate = (remuxState_load == 0 & tmp)> <Delay = 0.92>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %tmp372, i32 124)" [sources/valueStore/../globals.h:128->sources/valueStore/valueStore.cpp:602]   --->   Operation 100 'bitselect' 'tmp_99' <Predicate = (remuxState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_100 = trunc i128 %tmp372 to i8" [sources/valueStore/valueStore.cpp:604]   --->   Operation 101 'trunc' 'tmp_100' <Predicate = (remuxState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.49ns)   --->   "%p_s = select i1 %tmp_99, i1 true, i1 false" [sources/valueStore/valueStore.cpp:603]   --->   Operation 102 'select' 'p_s' <Predicate = (remuxState_load == 0 & tmp)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.37ns)   --->   "%p_rmKeyLength_load = select i1 %tmp_99, i8 %tmp_100, i8 %rmKeyLength_load" [sources/valueStore/valueStore.cpp:603]   --->   Operation 103 'select' 'p_rmKeyLength_load' <Predicate = (remuxState_load == 0 & tmp)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.85ns)   --->   "br label %._crit_edge2.i" [sources/valueStore/valueStore.cpp:603]   --->   Operation 104 'br' <Predicate = (remuxState_load == 0 & tmp)> <Delay = 0.85>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%remuxState_flag_2_i = phi i1 [ false, %entry ], [ false, %0 ], [ %p_s, %1 ]" [sources/valueStore/valueStore.cpp:603]   --->   Operation 105 'phi' 'remuxState_flag_2_i' <Predicate = (remuxState_load == 0) | (remuxState_load == 1)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_Val2_10 = phi i124 [ %rmMdBuffer_metadata_1, %entry ], [ %rmMdBuffer_metadata_1, %0 ], [ %p_Val2_s, %1 ]"   --->   Operation 106 'phi' 'p_Val2_10' <Predicate = (remuxState_load == 0) | (remuxState_load == 1)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%rmKeyLength_loc_2_i = phi i8 [ %rmKeyLength_load, %entry ], [ %rmKeyLength_load, %0 ], [ %p_rmKeyLength_load, %1 ]" [sources/valueStore/valueStore.cpp:611]   --->   Operation 107 'phi' 'rmKeyLength_loc_2_i' <Predicate = (remuxState_load == 0) | (remuxState_load == 1)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_i = call i8 @_ssdm_op_PartSelect.i8.i124.i32.i32(i124 %p_Val2_10, i32 112, i32 119) nounwind" [sources/valueStore/valueStore.cpp:610]   --->   Operation 108 'partselect' 'p_Result_i' <Predicate = (remuxState_load == 0) | (remuxState_load == 1)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.86ns)   --->   "%tmp_69_i = icmp eq i8 %p_Result_i, 1" [sources/valueStore/valueStore.cpp:610]   --->   Operation 109 'icmp' 'tmp_69_i' <Predicate = (remuxState_load == 0) | (remuxState_load == 1)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %tmp_69_i, label %._crit_edge5.i, label %2" [sources/valueStore/valueStore.cpp:610]   --->   Operation 110 'br' <Predicate = (remuxState_load == 0) | (remuxState_load == 1)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_20_i = call i8 @_ssdm_op_PartSelect.i8.i124.i32.i32(i124 %p_Val2_10, i32 104, i32 111) nounwind" [sources/valueStore/valueStore.cpp:610]   --->   Operation 111 'partselect' 'p_Result_20_i' <Predicate = (remuxState_load == 0 & !tmp_69_i) | (remuxState_load == 1 & !tmp_69_i)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.86ns)   --->   "%tmp_102 = icmp eq i8 %p_Result_20_i, 8" [sources/valueStore/valueStore.cpp:610]   --->   Operation 112 'icmp' 'tmp_102' <Predicate = (remuxState_load == 0 & !tmp_69_i) | (remuxState_load == 1 & !tmp_69_i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.86ns)   --->   "%tmp_103 = icmp eq i8 %p_Result_20_i, 4" [sources/valueStore/valueStore.cpp:610]   --->   Operation 113 'icmp' 'tmp_103' <Predicate = (remuxState_load == 0 & !tmp_69_i) | (remuxState_load == 1 & !tmp_69_i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_106)   --->   "%tmp_104 = or i1 %tmp_103, %tmp_102" [sources/valueStore/valueStore.cpp:610]   --->   Operation 114 'or' 'tmp_104' <Predicate = (remuxState_load == 0 & !tmp_69_i) | (remuxState_load == 1 & !tmp_69_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.86ns)   --->   "%tmp_105 = icmp eq i8 %p_Result_20_i, 1" [sources/valueStore/valueStore.cpp:610]   --->   Operation 115 'icmp' 'tmp_105' <Predicate = (remuxState_load == 0 & !tmp_69_i) | (remuxState_load == 1 & !tmp_69_i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp_106 = or i1 %tmp_105, %tmp_104" [sources/valueStore/valueStore.cpp:610]   --->   Operation 116 'or' 'tmp_106' <Predicate = (remuxState_load == 0 & !tmp_69_i) | (remuxState_load == 1 & !tmp_69_i)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %tmp_106, label %._crit_edge5.i, label %5" [sources/valueStore/valueStore.cpp:610]   --->   Operation 117 'br' <Predicate = (remuxState_load == 0 & !tmp_69_i) | (remuxState_load == 1 & !tmp_69_i)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.86ns)   --->   "%tmp_72_i = icmp eq i8 %p_Result_20_i, 0" [sources/valueStore/valueStore.cpp:629]   --->   Operation 118 'icmp' 'tmp_72_i' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106) | (remuxState_load == 1 & !tmp_69_i & !tmp_106)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (1.20ns)   --->   "br i1 %tmp_72_i, label %6, label %._crit_edge1.i" [sources/valueStore/valueStore.cpp:629]   --->   Operation 119 'br' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106) | (remuxState_load == 1 & !tmp_69_i & !tmp_106)> <Delay = 1.20>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @getPath2remux_V_V, i32 1) nounwind" [sources/valueStore/valueStore.cpp:629]   --->   Operation 120 'nbreadreq' 'tmp_12' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 121 [1/1] (1.20ns)   --->   "br i1 %tmp_12, label %7, label %._crit_edge1.i" [sources/valueStore/valueStore.cpp:629]   --->   Operation 121 'br' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i)> <Delay = 1.20>
ST_1 : Operation 122 [1/1] (0.86ns)   --->   "%tmp_78_i = icmp eq i8 %rmKeyLength_loc_2_i, 0" [sources/valueStore/valueStore.cpp:630]   --->   Operation 122 'icmp' 'tmp_78_i' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.85ns)   --->   "br i1 %tmp_78_i, label %._crit_edge13.i, label %._crit_edge14.i" [sources/valueStore/valueStore.cpp:630]   --->   Operation 123 'br' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12)> <Delay = 0.85>
ST_1 : Operation 124 [1/1] (2.39ns)   --->   "%tmp_V_7 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V) nounwind" [sources/valueStore/valueStore.cpp:631]   --->   Operation 124 'read' 'tmp_V_7' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12 & !tmp_78_i) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12 & !tmp_78_i)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_109 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %rmKeyLength_loc_2_i, i32 3, i32 7)" [sources/valueStore/valueStore.cpp:633]   --->   Operation 125 'partselect' 'tmp_109' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12 & !tmp_78_i) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12 & !tmp_78_i)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.87ns)   --->   "%icmp6 = icmp ne i5 %tmp_109, 0" [sources/valueStore/valueStore.cpp:633]   --->   Operation 126 'icmp' 'icmp6' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12 & !tmp_78_i) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12 & !tmp_78_i)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (1.35ns)   --->   "%tmp_87_i = add i8 %rmKeyLength_loc_2_i, -8" [sources/valueStore/valueStore.cpp:633]   --->   Operation 127 'add' 'tmp_87_i' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12 & !tmp_78_i) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12 & !tmp_78_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.37ns)   --->   "%storemerge3_i = select i1 %icmp6, i8 %tmp_87_i, i8 0" [sources/valueStore/valueStore.cpp:633]   --->   Operation 128 'select' 'storemerge3_i' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12 & !tmp_78_i) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12 & !tmp_78_i)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.85ns)   --->   "br label %._crit_edge13.i" [sources/valueStore/valueStore.cpp:634]   --->   Operation 129 'br' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12 & !tmp_78_i) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12 & !tmp_78_i)> <Delay = 0.85>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%rmKeyLength_flag_5_i = phi i1 [ %remuxState_flag_2_i, %7 ], [ true, %._crit_edge14.i ]" [sources/valueStore/valueStore.cpp:603]   --->   Operation 130 'phi' 'rmKeyLength_flag_5_i' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%rmKeyLength_new_5_i = phi i8 [ %rmKeyLength_loc_2_i, %7 ], [ %storemerge3_i, %._crit_edge14.i ]" [sources/valueStore/valueStore.cpp:611]   --->   Operation 131 'phi' 'rmKeyLength_new_5_i' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_21_i = call i13 @_ssdm_op_PartSelect.i13.i124.i32.i32(i124 %p_Val2_10, i32 8, i32 20) nounwind" [sources/valueStore/valueStore.cpp:635]   --->   Operation 132 'partselect' 'p_Result_21_i' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_110 = call i10 @_ssdm_op_PartSelect.i10.i124.i32.i32(i124 %p_Val2_10, i32 11, i32 20)" [sources/valueStore/valueStore.cpp:636]   --->   Operation 133 'partselect' 'tmp_110' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.94ns)   --->   "%icmp9 = icmp ne i10 %tmp_110, 0" [sources/valueStore/valueStore.cpp:636]   --->   Operation 134 'icmp' 'icmp9' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (1.32ns)   --->   "%tmp_93_i = add i13 -8, %p_Result_21_i" [sources/valueStore/valueStore.cpp:636]   --->   Operation 135 'add' 'tmp_93_i' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.62ns)   --->   "%storemerge10_i = select i1 %icmp9, i13 %tmp_93_i, i13 0" [sources/valueStore/valueStore.cpp:636]   --->   Operation 136 'select' 'storemerge10_i' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%storemerge10_cast_i = zext i13 %storemerge10_i to i16" [sources/valueStore/valueStore.cpp:636]   --->   Operation 137 'zext' 'storemerge10_cast_i' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.92ns)   --->   "store i16 %storemerge10_cast_i, i16* @rmValueLength, align 2" [sources/valueStore/valueStore.cpp:636]   --->   Operation 138 'store' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12)> <Delay = 0.92>
ST_1 : Operation 139 [1/1] (2.39ns)   --->   "%tmp_V_8 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @getPath2remux_V_V) nounwind" [sources/valueStore/valueStore.cpp:637]   --->   Operation 139 'read' 'tmp_V_8' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 140 [1/1] (1.20ns)   --->   "br label %._crit_edge1.i" [sources/valueStore/valueStore.cpp:643]   --->   Operation 140 'br' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12)> <Delay = 1.20>
ST_1 : Operation 141 [1/1] (0.86ns)   --->   "%tmp_73_i = icmp eq i8 %rmKeyLength_loc_2_i, 0" [sources/valueStore/valueStore.cpp:611]   --->   Operation 141 'icmp' 'tmp_73_i' <Predicate = (remuxState_load == 0 & tmp_69_i) | (remuxState_load == 0 & tmp_106) | (remuxState_load == 1 & tmp_69_i) | (remuxState_load == 1 & tmp_106)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %tmp_73_i, label %4, label %3" [sources/valueStore/valueStore.cpp:611]   --->   Operation 142 'br' <Predicate = (remuxState_load == 0 & tmp_69_i) | (remuxState_load == 0 & tmp_106) | (remuxState_load == 1 & tmp_69_i) | (remuxState_load == 1 & tmp_106)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P(i64* @keyBuffer_V_V, i32 1) nounwind" [sources/valueStore/valueStore.cpp:612]   --->   Operation 143 'nbreadreq' 'tmp_11' <Predicate = (remuxState_load == 0 & tmp_69_i & !tmp_73_i) | (remuxState_load == 0 & tmp_106 & !tmp_73_i) | (remuxState_load == 1 & tmp_69_i & !tmp_73_i) | (remuxState_load == 1 & tmp_106 & !tmp_73_i)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 144 [1/1] (1.20ns)   --->   "br i1 %tmp_11, label %._crit_edge10.i, label %._crit_edge1.i" [sources/valueStore/valueStore.cpp:612]   --->   Operation 144 'br' <Predicate = (remuxState_load == 0 & tmp_69_i & !tmp_73_i) | (remuxState_load == 0 & tmp_106 & !tmp_73_i) | (remuxState_load == 1 & tmp_69_i & !tmp_73_i) | (remuxState_load == 1 & tmp_106 & !tmp_73_i)> <Delay = 1.20>
ST_1 : Operation 145 [1/1] (2.39ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @keyBuffer_V_V) nounwind" [sources/valueStore/valueStore.cpp:613]   --->   Operation 145 'read' 'tmp_V' <Predicate = (remuxState_load == 0 & tmp_69_i & !tmp_73_i & tmp_11) | (remuxState_load == 0 & tmp_106 & !tmp_73_i & tmp_11) | (remuxState_load == 1 & tmp_69_i & !tmp_73_i & tmp_11) | (remuxState_load == 1 & tmp_106 & !tmp_73_i & tmp_11)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_107 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %rmKeyLength_loc_2_i, i32 3, i32 7)" [sources/valueStore/valueStore.cpp:615]   --->   Operation 146 'partselect' 'tmp_107' <Predicate = (remuxState_load == 0 & tmp_69_i & !tmp_73_i & tmp_11) | (remuxState_load == 0 & tmp_106 & !tmp_73_i & tmp_11) | (remuxState_load == 1 & tmp_69_i & !tmp_73_i & tmp_11) | (remuxState_load == 1 & tmp_106 & !tmp_73_i & tmp_11)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.87ns)   --->   "%icmp3 = icmp ne i5 %tmp_107, 0" [sources/valueStore/valueStore.cpp:615]   --->   Operation 147 'icmp' 'icmp3' <Predicate = (remuxState_load == 0 & tmp_69_i & !tmp_73_i & tmp_11) | (remuxState_load == 0 & tmp_106 & !tmp_73_i & tmp_11) | (remuxState_load == 1 & tmp_69_i & !tmp_73_i & tmp_11) | (remuxState_load == 1 & tmp_106 & !tmp_73_i & tmp_11)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (1.35ns)   --->   "%tmp_80_i = add i8 %rmKeyLength_loc_2_i, -8" [sources/valueStore/valueStore.cpp:615]   --->   Operation 148 'add' 'tmp_80_i' <Predicate = (remuxState_load == 0 & tmp_69_i & !tmp_73_i & tmp_11) | (remuxState_load == 0 & tmp_106 & !tmp_73_i & tmp_11) | (remuxState_load == 1 & tmp_69_i & !tmp_73_i & tmp_11) | (remuxState_load == 1 & tmp_106 & !tmp_73_i & tmp_11)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.37ns)   --->   "%storemerge2_i = select i1 %icmp3, i8 %tmp_80_i, i8 0" [sources/valueStore/valueStore.cpp:615]   --->   Operation 149 'select' 'storemerge2_i' <Predicate = (remuxState_load == 0 & tmp_69_i & !tmp_73_i & tmp_11) | (remuxState_load == 0 & tmp_106 & !tmp_73_i & tmp_11) | (remuxState_load == 1 & tmp_69_i & !tmp_73_i & tmp_11) | (remuxState_load == 1 & tmp_106 & !tmp_73_i & tmp_11)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (1.20ns)   --->   "br label %._crit_edge1.i" [sources/valueStore/valueStore.cpp:620]   --->   Operation 150 'br' <Predicate = (remuxState_load == 0 & tmp_69_i & !tmp_73_i & tmp_11) | (remuxState_load == 0 & tmp_106 & !tmp_73_i & tmp_11) | (remuxState_load == 1 & tmp_69_i & !tmp_73_i & tmp_11) | (remuxState_load == 1 & tmp_106 & !tmp_73_i & tmp_11)> <Delay = 1.20>
ST_1 : Operation 151 [1/1] (1.20ns)   --->   "br label %._crit_edge1.i"   --->   Operation 151 'br' <Predicate = (remuxState_load == 0 & tmp_69_i & tmp_73_i) | (remuxState_load == 0 & tmp_106 & tmp_73_i) | (remuxState_load == 1 & tmp_69_i & tmp_73_i) | (remuxState_load == 1 & tmp_106 & tmp_73_i)> <Delay = 1.20>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%remuxState_flag_14_i = phi i1 [ false, %entry ], [ true, %4 ], [ true, %._crit_edge10.i ], [ %remuxState_flag_2_i, %3 ], [ true, %._crit_edge13.i ], [ %remuxState_flag_2_i, %6 ], [ %remuxState_flag_2_i, %5 ], [ false, %8 ], [ true, %11 ], [ true, %._crit_edge18.i ], [ false, %10 ], [ false, %12 ], [ %tmp_EOP_V, %._crit_edge21.i ], [ false, %13 ], [ true, %._crit_edge34.i ], [ false, %17 ], [ false, %16 ], [ false, %14 ], [ %tmp_EOP_V_2, %._crit_edge46.i ], [ false, %20 ], [ false, %19 ]"   --->   Operation 152 'phi' 'remuxState_flag_14_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%remuxState_new_1_i = phi i3 [ undef, %entry ], [ 2, %4 ], [ 2, %._crit_edge10.i ], [ 1, %3 ], [ -3, %._crit_edge13.i ], [ 1, %6 ], [ 1, %5 ], [ undef, %8 ], [ 0, %11 ], [ %storemerge6_cast_i, %._crit_edge18.i ], [ undef, %10 ], [ 0, %12 ], [ 0, %._crit_edge21.i ], [ 0, %13 ], [ %storemerge1_i, %._crit_edge34.i ], [ undef, %17 ], [ undef, %16 ], [ undef, %14 ], [ 0, %._crit_edge46.i ], [ 0, %20 ], [ 0, %19 ]" [sources/valueStore/valueStore.cpp:657]   --->   Operation 153 'phi' 'remuxState_new_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%rmKeyLength_flag_15_s = phi i1 [ false, %entry ], [ %remuxState_flag_2_i, %4 ], [ true, %._crit_edge10.i ], [ %remuxState_flag_2_i, %3 ], [ %rmKeyLength_flag_5_i, %._crit_edge13.i ], [ %remuxState_flag_2_i, %6 ], [ %remuxState_flag_2_i, %5 ], [ false, %8 ], [ false, %11 ], [ true, %._crit_edge18.i ], [ false, %10 ], [ false, %12 ], [ true, %._crit_edge21.i ], [ false, %13 ], [ %tmp_keyValid_V_2, %._crit_edge34.i ], [ false, %17 ], [ false, %16 ], [ false, %14 ], [ %tmp_keyValid_V_1, %._crit_edge46.i ], [ false, %20 ], [ false, %19 ]"   --->   Operation 154 'phi' 'rmKeyLength_flag_15_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%rmKeyLength_new_12_i = phi i8 [ undef, %entry ], [ 0, %4 ], [ %storemerge2_i, %._crit_edge10.i ], [ %rmKeyLength_loc_2_i, %3 ], [ %rmKeyLength_new_5_i, %._crit_edge13.i ], [ %rmKeyLength_loc_2_i, %6 ], [ %rmKeyLength_loc_2_i, %5 ], [ undef, %8 ], [ undef, %11 ], [ %storemerge5_i, %._crit_edge18.i ], [ undef, %10 ], [ undef, %12 ], [ %storemerge4_i, %._crit_edge21.i ], [ undef, %13 ], [ %rmKeyLength_load_1_i, %._crit_edge34.i ], [ undef, %17 ], [ undef, %16 ], [ undef, %14 ], [ %rmKeyLength_load_i, %._crit_edge46.i ], [ undef, %20 ], [ undef, %19 ]" [sources/valueStore/valueStore.cpp:615]   --->   Operation 155 'phi' 'rmKeyLength_new_12_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %rmKeyLength_flag_15_s, label %mergeST537.i, label %._crit_edge1.new538.i" [sources/valueStore/valueStore.cpp:603]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "store i8 %rmKeyLength_new_12_i, i8* @rmKeyLength, align 1" [sources/valueStore/valueStore.cpp:604]   --->   Operation 157 'store' <Predicate = (rmKeyLength_flag_15_s)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %remuxState_flag_14_i, label %mergeST.i, label %remux.exit" [sources/valueStore/valueStore.cpp:603]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "store i3 %remuxState_new_1_i, i3* @remuxState, align 1" [sources/valueStore/valueStore.cpp:605]   --->   Operation 159 'store' <Predicate = (remuxState_flag_14_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @getPath2remux_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 160 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @keyBuffer_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 161 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @metadataBuffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 162 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merge_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 163 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str65, i32 0, i32 0, [1 x i8]* @p_str166, i32 0, i32 0, [1 x i8]* @p_str166, [1 x i8]* @p_str166, [1 x i8]* @p_str166, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str166, [1 x i8]* @p_str166) nounwind" [sources/valueStore/valueStore.cpp:587]   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str166) nounwind" [sources/valueStore/valueStore.cpp:590]   --->   Operation 165 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_key_V_4 = phi i64 [ 0, %._crit_edge40.i ], [ %tmp_V_13, %._crit_edge45.i ]"   --->   Operation 166 'phi' 'tmp_key_V_4' <Predicate = (remuxState_load == 4 & tmp_s & tmp_64_i) | (remuxState_load == 4 & tmp_3 & tmp_64_i) | (remuxState_load == 4 & tmp_s & tmp_10) | (remuxState_load == 4 & tmp_3 & tmp_10)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_valueValid_V = phi i1 [ true, %._crit_edge47.i ], [ false, %._crit_edge44.i ]"   --->   Operation 167 'phi' 'tmp_valueValid_V' <Predicate = (remuxState_load == 4 & tmp_s & tmp_64_i) | (remuxState_load == 4 & tmp_3 & tmp_64_i) | (remuxState_load == 4 & tmp_s & tmp_10) | (remuxState_load == 4 & tmp_3 & tmp_10)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_value_V_1 = phi i64 [ %tmp_V_14, %._crit_edge47.i ], [ 0, %._crit_edge44.i ]"   --->   Operation 168 'phi' 'tmp_value_V_1' <Predicate = (remuxState_load == 4 & tmp_s & tmp_64_i) | (remuxState_load == 4 & tmp_3 & tmp_64_i) | (remuxState_load == 4 & tmp_s & tmp_10) | (remuxState_load == 4 & tmp_3 & tmp_10)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_10_2 = call i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i1.i1.i1.i125(i64 %tmp_key_V_4, i64 %tmp_value_V_1, i1 %tmp_EOP_V_2, i1 %tmp_valueValid_V, i1 %tmp_keyValid_V_1, i125 0) nounwind" [sources/valueStore/valueStore.cpp:733]   --->   Operation 169 'bitconcatenate' 'tmp_10_2' <Predicate = (remuxState_load == 4 & tmp_s & tmp_64_i) | (remuxState_load == 4 & tmp_3 & tmp_64_i) | (remuxState_load == 4 & tmp_s & tmp_10) | (remuxState_load == 4 & tmp_3 & tmp_10)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @valueStoreDram2merge_1, i256 %tmp_10_2) nounwind" [sources/valueStore/valueStore.cpp:733]   --->   Operation 170 'write' <Predicate = (remuxState_load == 4 & tmp_s & tmp_64_i) | (remuxState_load == 4 & tmp_3 & tmp_64_i) | (remuxState_load == 4 & tmp_s & tmp_10) | (remuxState_load == 4 & tmp_3 & tmp_10)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_key_V_5 = phi i64 [ 0, %._crit_edge28.i ], [ %tmp_V_11, %._crit_edge33.i ]"   --->   Operation 171 'phi' 'tmp_key_V_5' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_valueValid_V_1 = phi i1 [ true, %._crit_edge35.i ], [ false, %._crit_edge32.i ]"   --->   Operation 172 'phi' 'tmp_valueValid_V_1' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_value_V_2 = phi i64 [ %tmp_V_12, %._crit_edge35.i ], [ 0, %._crit_edge32.i ]"   --->   Operation 173 'phi' 'tmp_value_V_2' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_9_1 = call i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i1.i1.i1.i1.i124(i64 %tmp_key_V_5, i64 %tmp_value_V_2, i1 %tmp_EOP_V_3, i1 %tmp_valueValid_V_1, i1 %tmp_keyValid_V_2, i1 false, i124 %outputWord_metadata_1) nounwind" [sources/valueStore/valueStore.cpp:712]   --->   Operation 174 'bitconcatenate' 'tmp_9_1' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @valueStoreDram2merge_1, i256 %tmp_9_1) nounwind" [sources/valueStore/valueStore.cpp:712]   --->   Operation 175 'write' <Predicate = (remuxState_load == 5 & tmp_s & tmp_1 & tmp_68_i) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_68_i) | (remuxState_load == 5 & tmp_s & tmp_1 & tmp_13) | (remuxState_load == 5 & tmp_1 & tmp_8 & tmp_13)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_7 = call i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i1.i127(i64 %tmp_V_10, i64 0, i1 %tmp_EOP_V, i127 42535295865117307932921825928971026432) nounwind" [sources/valueStore/valueStore.cpp:686]   --->   Operation 176 'bitconcatenate' 'tmp_7' <Predicate = (remuxState_load == 7 & !tmp_s & tmp_2)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @valueStoreDram2merge_1, i256 %tmp_7) nounwind" [sources/valueStore/valueStore.cpp:686]   --->   Operation 177 'write' <Predicate = (remuxState_load == 7 & !tmp_s & tmp_2)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_5_2 = call i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i1.i3.i124(i64 %tmp_V_9, i64 0, i1 %tmp_EOP_V_1, i3 2, i124 %outputWord_metadata_s) nounwind" [sources/valueStore/valueStore.cpp:663]   --->   Operation 178 'bitconcatenate' 'tmp_5_2' <Predicate = (remuxState_load == 2 & !tmp_s & tmp_9 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @valueStoreDram2merge_1, i256 %tmp_5_2) nounwind" [sources/valueStore/valueStore.cpp:663]   --->   Operation 179 'write' <Predicate = (remuxState_load == 2 & !tmp_s & tmp_9 & tmp_5)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_6 = call i256 @_ssdm_op_BitConcatenate.i256.i132.i124(i132 8, i124 %outputWord_metadata_s) nounwind" [sources/valueStore/valueStore.cpp:670]   --->   Operation 180 'bitconcatenate' 'tmp_6' <Predicate = (remuxState_load == 2 & tmp_s & tmp_9)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @valueStoreDram2merge_1, i256 %tmp_6) nounwind" [sources/valueStore/valueStore.cpp:670]   --->   Operation 181 'write' <Predicate = (remuxState_load == 2 & tmp_s & tmp_9)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_keyValid_V = phi i1 [ false, %7 ], [ true, %._crit_edge14.i ]"   --->   Operation 182 'phi' 'tmp_keyValid_V' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_key_V_3 = phi i64 [ 0, %7 ], [ %tmp_V_7, %._crit_edge14.i ]"   --->   Operation 183 'phi' 'tmp_key_V_3' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_3_2 = call i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i2.i1.i1.i124(i64 %tmp_key_V_3, i64 %tmp_V_8, i2 1, i1 %tmp_keyValid_V, i1 true, i124 %p_Val2_10) nounwind" [sources/valueStore/valueStore.cpp:642]   --->   Operation 184 'bitconcatenate' 'tmp_3_2' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @valueStoreDram2merge_1, i256 %tmp_3_2) nounwind" [sources/valueStore/valueStore.cpp:642]   --->   Operation 185 'write' <Predicate = (remuxState_load == 0 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12) | (remuxState_load == 1 & !tmp_69_i & !tmp_106 & tmp_72_i & tmp_12)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_1_5 = call i256 @_ssdm_op_BitConcatenate.i256.i64.i68.i124(i64 %tmp_V, i68 3, i124 %p_Val2_10) nounwind" [sources/valueStore/valueStore.cpp:619]   --->   Operation 186 'bitconcatenate' 'tmp_1_5' <Predicate = (remuxState_load == 0 & tmp_69_i & !tmp_73_i & tmp_11) | (remuxState_load == 0 & tmp_106 & !tmp_73_i & tmp_11) | (remuxState_load == 1 & tmp_69_i & !tmp_73_i & tmp_11) | (remuxState_load == 1 & tmp_106 & !tmp_73_i & tmp_11)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @valueStoreDram2merge_1, i256 %tmp_1_5) nounwind" [sources/valueStore/valueStore.cpp:619]   --->   Operation 187 'write' <Predicate = (remuxState_load == 0 & tmp_69_i & !tmp_73_i & tmp_11) | (remuxState_load == 0 & tmp_106 & !tmp_73_i & tmp_11) | (remuxState_load == 1 & tmp_69_i & !tmp_73_i & tmp_11) | (remuxState_load == 1 & tmp_106 & !tmp_73_i & tmp_11)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_2_2 = call i256 @_ssdm_op_BitConcatenate.i256.i132.i124(i132 1, i124 %p_Val2_10) nounwind" [sources/valueStore/valueStore.cpp:626]   --->   Operation 188 'bitconcatenate' 'tmp_2_2' <Predicate = (remuxState_load == 0 & tmp_69_i & tmp_73_i) | (remuxState_load == 0 & tmp_106 & tmp_73_i) | (remuxState_load == 1 & tmp_69_i & tmp_73_i) | (remuxState_load == 1 & tmp_106 & tmp_73_i)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* @valueStoreDram2merge_1, i256 %tmp_2_2) nounwind" [sources/valueStore/valueStore.cpp:626]   --->   Operation 189 'write' <Predicate = (remuxState_load == 0 & tmp_69_i & tmp_73_i) | (remuxState_load == 0 & tmp_106 & tmp_73_i) | (remuxState_load == 1 & tmp_69_i & tmp_73_i) | (remuxState_load == 1 & tmp_106 & tmp_73_i)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "br label %._crit_edge1.new538.i"   --->   Operation 190 'br' <Predicate = (rmKeyLength_flag_15_s)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "br label %remux.exit"   --->   Operation 191 'br' <Predicate = (remuxState_flag_14_i)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 192 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 0.832ns.

 <State 1>: 7.52ns
The critical path consists of the following:
	fifo read on port 'metadataBuffer_V' [154]  (2.39 ns)
	'select' operation ('p_s', sources/valueStore/valueStore.cpp:603) [159]  (0.494 ns)
	multiplexor before 'phi' operation ('rmKeyLength_loc_2_i', sources/valueStore/valueStore.cpp:611) with incoming values : ('rmKeyLength_load', sources/valueStore/valueStore.cpp:611) ('p_rmKeyLength_load', sources/valueStore/valueStore.cpp:603) [165]  (0.85 ns)
	'phi' operation ('rmKeyLength_loc_2_i', sources/valueStore/valueStore.cpp:611) with incoming values : ('rmKeyLength_load', sources/valueStore/valueStore.cpp:611) ('p_rmKeyLength_load', sources/valueStore/valueStore.cpp:603) [165]  (0 ns)
	'add' operation ('tmp_87_i', sources/valueStore/valueStore.cpp:633) [190]  (1.36 ns)
	'select' operation ('storemerge3_i', sources/valueStore/valueStore.cpp:633) [191]  (0.372 ns)
	multiplexor before 'phi' operation ('rmKeyLength_flag_5_i', sources/valueStore/valueStore.cpp:603) with incoming values : ('p_s', sources/valueStore/valueStore.cpp:603) [194]  (0.85 ns)
	'phi' operation ('rmKeyLength_flag_5_i', sources/valueStore/valueStore.cpp:603) with incoming values : ('p_s', sources/valueStore/valueStore.cpp:603) [194]  (0 ns)
	multiplexor before 'phi' operation ('tmp.EOP.V') with incoming values : ('tmp.EOP.V', sources/valueStore/valueStore.cpp:729) ('tmp.EOP.V', sources/valueStore/valueStore.cpp:682) ('p_s', sources/valueStore/valueStore.cpp:603) [229]  (1.2 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	'phi' operation ('outputWord.key.V') with incoming values : ('tmp.V', sources/valueStore/valueStore.cpp:720) [44]  (0 ns)
	fifo write on port 'valueStoreDram2merge_1' (sources/valueStore/valueStore.cpp:733) [62]  (2.39 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
