;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_AdcInput__0__DR EQU CYREG_GPIO_PRT0_DR
ADC_AdcInput__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ADC_AdcInput__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ADC_AdcInput__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ADC_AdcInput__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ADC_AdcInput__0__HSIOM_MASK EQU 0x000000F0
ADC_AdcInput__0__HSIOM_SHIFT EQU 4
ADC_AdcInput__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ADC_AdcInput__0__INTR EQU CYREG_GPIO_PRT0_INTR
ADC_AdcInput__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ADC_AdcInput__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ADC_AdcInput__0__MASK EQU 0x02
ADC_AdcInput__0__PC EQU CYREG_GPIO_PRT0_PC
ADC_AdcInput__0__PC2 EQU CYREG_GPIO_PRT0_PC2
ADC_AdcInput__0__PORT EQU 0
ADC_AdcInput__0__PS EQU CYREG_GPIO_PRT0_PS
ADC_AdcInput__0__SHIFT EQU 1
ADC_AdcInput__Ch0__DR EQU CYREG_GPIO_PRT0_DR
ADC_AdcInput__Ch0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ADC_AdcInput__Ch0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ADC_AdcInput__Ch0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ADC_AdcInput__Ch0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ADC_AdcInput__Ch0__INTR EQU CYREG_GPIO_PRT0_INTR
ADC_AdcInput__Ch0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ADC_AdcInput__Ch0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ADC_AdcInput__Ch0__MASK EQU 0x02
ADC_AdcInput__Ch0__PC EQU CYREG_GPIO_PRT0_PC
ADC_AdcInput__Ch0__PC2 EQU CYREG_GPIO_PRT0_PC2
ADC_AdcInput__Ch0__PORT EQU 0
ADC_AdcInput__Ch0__PS EQU CYREG_GPIO_PRT0_PS
ADC_AdcInput__Ch0__SHIFT EQU 1
ADC_AdcInput__DR EQU CYREG_GPIO_PRT0_DR
ADC_AdcInput__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ADC_AdcInput__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ADC_AdcInput__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ADC_AdcInput__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ADC_AdcInput__INTR EQU CYREG_GPIO_PRT0_INTR
ADC_AdcInput__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ADC_AdcInput__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ADC_AdcInput__MASK EQU 0x02
ADC_AdcInput__PC EQU CYREG_GPIO_PRT0_PC
ADC_AdcInput__PC2 EQU CYREG_GPIO_PRT0_PC2
ADC_AdcInput__PORT EQU 0
ADC_AdcInput__PS EQU CYREG_GPIO_PRT0_PS
ADC_AdcInput__SHIFT EQU 1
ADC_CSD__ADC_CTL EQU CYREG_CSD_ADC_CTL
ADC_CSD__CMOD_PAD EQU 1
ADC_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
ADC_CSD__CSD_INTR EQU CYREG_CSD_INTR
ADC_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
ADC_CSD__CSD_NUMBER EQU 0
ADC_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
ADC_CSD__CSDCMP EQU CYREG_CSD_CSDCMP
ADC_CSD__CSH_TANK_PAD EQU 2
ADC_CSD__CSHIELD_PAD EQU 4
ADC_CSD__HSCMP EQU CYREG_CSD_HSCMP
ADC_CSD__INTR_MASK EQU CYREG_CSD_INTR_MASK
ADC_CSD__REFGEN EQU CYREG_CSD_REFGEN
ADC_CSD__RESULT_VAL1 EQU CYREG_CSD_RESULT_VAL1
ADC_CSD__RESULT_VAL2 EQU CYREG_CSD_RESULT_VAL2
ADC_CSD__SENSE_DUTY EQU CYREG_CSD_SENSE_DUTY
ADC_CSD__SENSE_PERIOD EQU CYREG_CSD_SENSE_PERIOD
ADC_CSD__SEQ_INIT_CNT EQU CYREG_CSD_SEQ_INIT_CNT
ADC_CSD__SEQ_NORM_CNT EQU CYREG_CSD_SEQ_NORM_CNT
ADC_CSD__SEQ_START EQU CYREG_CSD_SEQ_START
ADC_CSD__SEQ_TIME EQU CYREG_CSD_SEQ_TIME
ADC_CSD__SW_AMUXBUF_SEL EQU CYREG_CSD_SW_AMUXBUF_SEL
ADC_CSD__SW_BYP_SEL EQU CYREG_CSD_SW_BYP_SEL
ADC_CSD__SW_CMP_N_SEL EQU CYREG_CSD_SW_CMP_N_SEL
ADC_CSD__SW_CMP_P_SEL EQU CYREG_CSD_SW_CMP_P_SEL
ADC_CSD__SW_DSI_SEL EQU CYREG_CSD_SW_DSI_SEL
ADC_CSD__SW_FW_MOD_SEL EQU CYREG_CSD_SW_FW_MOD_SEL
ADC_CSD__SW_FW_TANK_SEL EQU CYREG_CSD_SW_FW_TANK_SEL
ADC_CSD__SW_HS_N_SEL EQU CYREG_CSD_SW_HS_N_SEL
ADC_CSD__SW_HS_P_SEL EQU CYREG_CSD_SW_HS_P_SEL
ADC_CSD__SW_REFGEN_SEL EQU CYREG_CSD_SW_REFGEN_SEL
ADC_CSD__SW_RES EQU CYREG_CSD_SW_RES
ADC_CSD__SW_SHIELD_SEL EQU CYREG_CSD_SW_SHIELD_SEL
ADC_CSD__VREF_EXT_PAD EQU 8
ADC_IDACComp__CONFIG EQU CYREG_CSD_CONFIG
ADC_IDACComp__IDAC EQU CYREG_CSD_IDACB
ADC_IDACComp__POSITION EQU 1
ADC_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
ADC_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
ADC_ISR__INTC_MASK EQU 0x400
ADC_ISR__INTC_NUMBER EQU 10
ADC_ISR__INTC_PRIOR_MASK EQU 0xC00000
ADC_ISR__INTC_PRIOR_NUM EQU 3
ADC_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
ADC_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
ADC_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
ADC_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
ADC_ModClk__DIV_ID EQU 0x00000040
ADC_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
ADC_ModClk__PA_DIV_ID EQU 0x000000FF

/* UART */
UART_rx__0__DR EQU CYREG_GPIO_PRT3_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT3_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_GPIO_PRT3_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_rx__0__PORT EQU 3
UART_rx__0__PS EQU CYREG_GPIO_PRT3_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_GPIO_PRT3_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT3_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_GPIO_PRT3_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_rx__PORT EQU 3
UART_rx__PS EQU CYREG_GPIO_PRT3_PS
UART_rx__SHIFT EQU 0
UART_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
UART_SCBCLK__DIV_ID EQU 0x00000042
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_tx__0__DR EQU CYREG_GPIO_PRT3_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT3_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_GPIO_PRT3_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_tx__0__PORT EQU 3
UART_tx__0__PS EQU CYREG_GPIO_PRT3_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_GPIO_PRT3_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT3_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT3_INTR
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_GPIO_PRT3_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT3_PC2
UART_tx__PORT EQU 3
UART_tx__PS EQU CYREG_GPIO_PRT3_PS
UART_tx__SHIFT EQU 1

/* Servo */
Servo__0__DR EQU CYREG_GPIO_PRT1_DR
Servo__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Servo__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Servo__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Servo__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Servo__0__HSIOM_MASK EQU 0x00000F00
Servo__0__HSIOM_SHIFT EQU 8
Servo__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Servo__0__INTR EQU CYREG_GPIO_PRT1_INTR
Servo__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Servo__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Servo__0__MASK EQU 0x04
Servo__0__PC EQU CYREG_GPIO_PRT1_PC
Servo__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Servo__0__PORT EQU 1
Servo__0__PS EQU CYREG_GPIO_PRT1_PS
Servo__0__SHIFT EQU 2
Servo__DR EQU CYREG_GPIO_PRT1_DR
Servo__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Servo__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Servo__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Servo__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Servo__INTR EQU CYREG_GPIO_PRT1_INTR
Servo__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Servo__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Servo__MASK EQU 0x04
Servo__PC EQU CYREG_GPIO_PRT1_PC
Servo__PC2 EQU CYREG_GPIO_PRT1_PC2
Servo__PORT EQU 1
Servo__PS EQU CYREG_GPIO_PRT1_PS
Servo__SHIFT EQU 2

/* Button */
Button__0__DR EQU CYREG_GPIO_PRT0_DR
Button__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Button__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Button__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Button__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Button__0__HSIOM_MASK EQU 0xF0000000
Button__0__HSIOM_SHIFT EQU 28
Button__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Button__0__INTR EQU CYREG_GPIO_PRT0_INTR
Button__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Button__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Button__0__MASK EQU 0x80
Button__0__PC EQU CYREG_GPIO_PRT0_PC
Button__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Button__0__PORT EQU 0
Button__0__PS EQU CYREG_GPIO_PRT0_PS
Button__0__SHIFT EQU 7
Button__DR EQU CYREG_GPIO_PRT0_DR
Button__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Button__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Button__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Button__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Button__INTR EQU CYREG_GPIO_PRT0_INTR
Button__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Button__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Button__MASK EQU 0x80
Button__PC EQU CYREG_GPIO_PRT0_PC
Button__PC2 EQU CYREG_GPIO_PRT0_PC2
Button__PORT EQU 0
Button__PS EQU CYREG_GPIO_PRT0_PS
Button__SHIFT EQU 7
Button__SNAP EQU CYREG_GPIO_PRT0_INTR
Button_INT__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
Button_INT__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
Button_INT__INTC_MASK EQU 0x01
Button_INT__INTC_NUMBER EQU 0
Button_INT__INTC_PRIOR_MASK EQU 0xC0
Button_INT__INTC_PRIOR_NUM EQU 3
Button_INT__INTC_PRIOR_REG EQU CYREG_CM0P_IPR0
Button_INT__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
Button_INT__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* Buzzer */
Buzzer__0__DR EQU CYREG_GPIO_PRT2_DR
Buzzer__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Buzzer__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Buzzer__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Buzzer__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Buzzer__0__HSIOM_MASK EQU 0x000000F0
Buzzer__0__HSIOM_SHIFT EQU 4
Buzzer__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Buzzer__0__INTR EQU CYREG_GPIO_PRT2_INTR
Buzzer__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Buzzer__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Buzzer__0__MASK EQU 0x02
Buzzer__0__PC EQU CYREG_GPIO_PRT2_PC
Buzzer__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Buzzer__0__PORT EQU 2
Buzzer__0__PS EQU CYREG_GPIO_PRT2_PS
Buzzer__0__SHIFT EQU 1
Buzzer__DR EQU CYREG_GPIO_PRT2_DR
Buzzer__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Buzzer__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Buzzer__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Buzzer__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Buzzer__INTR EQU CYREG_GPIO_PRT2_INTR
Buzzer__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Buzzer__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Buzzer__MASK EQU 0x02
Buzzer__PC EQU CYREG_GPIO_PRT2_PC
Buzzer__PC2 EQU CYREG_GPIO_PRT2_PC2
Buzzer__PORT EQU 2
Buzzer__PS EQU CYREG_GPIO_PRT2_PS
Buzzer__SHIFT EQU 1

/* PWM_Servo */
PWM_Servo_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_Servo_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_Servo_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_Servo_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_Servo_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_Servo_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_Servo_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_Servo_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_Servo_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_Servo_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_Servo_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_Servo_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Servo_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_Servo_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_Servo_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_Servo_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_Servo_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_Servo_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_Servo_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_Servo_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_Servo_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Servo_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_Servo_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_Servo_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Servo_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_Servo_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_Servo_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_Servo_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_Servo_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_Servo_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* I2C_Master */
I2C_Master_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_Master_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
I2C_Master_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
I2C_Master_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_Master_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_Master_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_Master_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_Master_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_Master_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_Master_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_Master_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_Master_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_Master_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_Master_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
I2C_Master_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_Master_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_Master_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_Master_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_Master_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_Master_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_Master_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_Master_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_Master_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_Master_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_Master_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
I2C_Master_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_Master_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_Master_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
I2C_Master_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
I2C_Master_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
I2C_Master_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
I2C_Master_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
I2C_Master_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
I2C_Master_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_Master_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_Master_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_Master_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_Master_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_Master_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_Master_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_Master_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_Master_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_Master_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_Master_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_Master_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_Master_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_Master_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_Master_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_Master_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_Master_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_Master_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_Master_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_Master_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_Master_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_Master_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_Master_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_Master_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_Master_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_Master_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_Master_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_Master_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_Master_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_Master_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_Master_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_Master_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_Master_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_Master_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_Master_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_Master_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_Master_SCB__SS0_POSISTION EQU 0
I2C_Master_SCB__SS1_POSISTION EQU 1
I2C_Master_SCB__SS2_POSISTION EQU 2
I2C_Master_SCB__SS3_POSISTION EQU 3
I2C_Master_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_Master_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_Master_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_Master_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_Master_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_Master_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_Master_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
I2C_Master_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_Master_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_Master_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
I2C_Master_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
I2C_Master_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
I2C_Master_SCB_IRQ__INTC_MASK EQU 0x80
I2C_Master_SCB_IRQ__INTC_NUMBER EQU 7
I2C_Master_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
I2C_Master_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_Master_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR1
I2C_Master_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
I2C_Master_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
I2C_Master_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL0
I2C_Master_SCBCLK__DIV_ID EQU 0x00000041
I2C_Master_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
I2C_Master_SCBCLK__PA_DIV_ID EQU 0x000000FF
I2C_Master_scl__0__DR EQU CYREG_GPIO_PRT1_DR
I2C_Master_scl__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_Master_scl__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_Master_scl__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_Master_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
I2C_Master_scl__0__HSIOM_GPIO EQU 0
I2C_Master_scl__0__HSIOM_I2C EQU 14
I2C_Master_scl__0__HSIOM_I2C_SCL EQU 14
I2C_Master_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_Master_scl__0__HSIOM_SHIFT EQU 0
I2C_Master_scl__0__HSIOM_SPI EQU 15
I2C_Master_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_Master_scl__0__HSIOM_UART EQU 9
I2C_Master_scl__0__HSIOM_UART_RX EQU 9
I2C_Master_scl__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Master_scl__0__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_Master_scl__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Master_scl__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_Master_scl__0__MASK EQU 0x01
I2C_Master_scl__0__PC EQU CYREG_GPIO_PRT1_PC
I2C_Master_scl__0__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_Master_scl__0__PORT EQU 1
I2C_Master_scl__0__PS EQU CYREG_GPIO_PRT1_PS
I2C_Master_scl__0__SHIFT EQU 0
I2C_Master_scl__DR EQU CYREG_GPIO_PRT1_DR
I2C_Master_scl__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_Master_scl__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_Master_scl__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_Master_scl__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Master_scl__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_Master_scl__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Master_scl__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_Master_scl__MASK EQU 0x01
I2C_Master_scl__PC EQU CYREG_GPIO_PRT1_PC
I2C_Master_scl__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_Master_scl__PORT EQU 1
I2C_Master_scl__PS EQU CYREG_GPIO_PRT1_PS
I2C_Master_scl__SHIFT EQU 0
I2C_Master_sda__0__DR EQU CYREG_GPIO_PRT1_DR
I2C_Master_sda__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_Master_sda__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_Master_sda__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_Master_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
I2C_Master_sda__0__HSIOM_GPIO EQU 0
I2C_Master_sda__0__HSIOM_I2C EQU 14
I2C_Master_sda__0__HSIOM_I2C_SDA EQU 14
I2C_Master_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_Master_sda__0__HSIOM_SHIFT EQU 4
I2C_Master_sda__0__HSIOM_SPI EQU 15
I2C_Master_sda__0__HSIOM_SPI_MISO EQU 15
I2C_Master_sda__0__HSIOM_UART EQU 9
I2C_Master_sda__0__HSIOM_UART_TX EQU 9
I2C_Master_sda__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Master_sda__0__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_Master_sda__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Master_sda__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_Master_sda__0__MASK EQU 0x02
I2C_Master_sda__0__PC EQU CYREG_GPIO_PRT1_PC
I2C_Master_sda__0__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_Master_sda__0__PORT EQU 1
I2C_Master_sda__0__PS EQU CYREG_GPIO_PRT1_PS
I2C_Master_sda__0__SHIFT EQU 1
I2C_Master_sda__DR EQU CYREG_GPIO_PRT1_DR
I2C_Master_sda__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
I2C_Master_sda__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
I2C_Master_sda__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
I2C_Master_sda__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Master_sda__INTR EQU CYREG_GPIO_PRT1_INTR
I2C_Master_sda__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
I2C_Master_sda__INTSTAT EQU CYREG_GPIO_PRT1_INTR
I2C_Master_sda__MASK EQU 0x02
I2C_Master_sda__PC EQU CYREG_GPIO_PRT1_PC
I2C_Master_sda__PC2 EQU CYREG_GPIO_PRT1_PC2
I2C_Master_sda__PORT EQU 1
I2C_Master_sda__PS EQU CYREG_GPIO_PRT1_PS
I2C_Master_sda__SHIFT EQU 1

/* LED_Conect */
LED_Conect__0__DR EQU CYREG_GPIO_PRT2_DR
LED_Conect__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_Conect__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_Conect__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_Conect__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED_Conect__0__HSIOM_MASK EQU 0x00F00000
LED_Conect__0__HSIOM_SHIFT EQU 20
LED_Conect__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_Conect__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED_Conect__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_Conect__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_Conect__0__MASK EQU 0x20
LED_Conect__0__PC EQU CYREG_GPIO_PRT2_PC
LED_Conect__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_Conect__0__PORT EQU 2
LED_Conect__0__PS EQU CYREG_GPIO_PRT2_PS
LED_Conect__0__SHIFT EQU 5
LED_Conect__DR EQU CYREG_GPIO_PRT2_DR
LED_Conect__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED_Conect__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED_Conect__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED_Conect__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_Conect__INTR EQU CYREG_GPIO_PRT2_INTR
LED_Conect__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED_Conect__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED_Conect__MASK EQU 0x20
LED_Conect__PC EQU CYREG_GPIO_PRT2_PC
LED_Conect__PC2 EQU CYREG_GPIO_PRT2_PC2
LED_Conect__PORT EQU 2
LED_Conect__PS EQU CYREG_GPIO_PRT2_PS
LED_Conect__SHIFT EQU 5

/* PWM_Buzzer */
PWM_Buzzer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT4_CC
PWM_Buzzer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT4_CC_BUFF
PWM_Buzzer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT4_COUNTER
PWM_Buzzer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT4_CTRL
PWM_Buzzer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT4_INTR
PWM_Buzzer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT4_INTR_MASK
PWM_Buzzer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT4_INTR_MASKED
PWM_Buzzer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT4_INTR_SET
PWM_Buzzer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT4_PERIOD
PWM_Buzzer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT4_PERIOD_BUFF
PWM_Buzzer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT4_STATUS
PWM_Buzzer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_Buzzer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x10
PWM_Buzzer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 4
PWM_Buzzer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x1000
PWM_Buzzer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 12
PWM_Buzzer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x10000000
PWM_Buzzer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 28
PWM_Buzzer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x100000
PWM_Buzzer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 20
PWM_Buzzer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_Buzzer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x10
PWM_Buzzer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 4
PWM_Buzzer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_Buzzer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x10
PWM_Buzzer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 4
PWM_Buzzer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 4
PWM_Buzzer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT4_TR_CTRL0
PWM_Buzzer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT4_TR_CTRL1
PWM_Buzzer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT4_TR_CTRL2

/* Clock_Servo */
Clock_Servo__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
Clock_Servo__DIV_ID EQU 0x00000043
Clock_Servo__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_Servo__PA_DIV_ID EQU 0x000000FF

/* Clock_Buzzer */
Clock_Buzzer__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
Clock_Buzzer__DIV_ID EQU 0x00000044
Clock_Buzzer__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
Clock_Buzzer__PA_DIV_ID EQU 0x000000FF

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x190111A9
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4J
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4J_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8csdv2_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
