// Seed: 2271006227
`timescale 1 ps / 1ps
module module_0 (
    input reg id_0,
    output id_1,
    output id_2,
    output id_3
);
  always @(posedge 'h0) begin
    id_2 <= id_0;
  end
endmodule
