Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jun 18 22:01:15 2022
| Host         : DESKTOP-D4Q528Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4202)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (419)
5. checking no_input_delay (5)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4202)
---------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sx_reg[9]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[0]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[10]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[11]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[12]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[13]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[14]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[15]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[1]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[2]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[3]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[4]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[5]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[6]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[7]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[8]/Q (HIGH)

 There are 237 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/display_timings_inst/o_sy_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_flip_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy1/sprite_x_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_flip_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy2/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy3/sprite_x_flip_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy3/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy3/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy3/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy3/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy3/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy3/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy3/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy3/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy3/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy3/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy3/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy3/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy3/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy3/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy3/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy3/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_1_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_2_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_3_enable_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_1/sprite_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_2/sprite_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/enemy_projectile_3/sprite_y_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_x_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/pro_1/sprite_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_flip_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: HDMI_TOP_i/gfx_inst/sprite_compositor_1/sprite_x_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (419)
--------------------------------------------------
 There are 419 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.943        0.000                      0                 5062        0.010        0.000                      0                 5062        0.538        0.000                       0                  2081  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
clk_fpga_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  clk_1x_pre  {0.000 6.734}        13.468          74.250          
  clk_5x_pre  {0.000 1.347}        2.694           371.250         
  clk_fb      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.943        0.000                      0                 4936        0.010        0.000                      0                 4936        3.750        0.000                       0                  1997  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk_1x_pre        2.146        0.000                      0                  126        0.189        0.000                      0                  126        6.234        0.000                       0                    71  
  clk_5x_pre                                                                                                                                                    0.538        0.000                       0                    10  
  clk_fb                                                                                                                                                       48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 2.895ns (39.421%)  route 4.449ns (60.579%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[3]
    SLICE_X42Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.584     8.027    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.310     8.337 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.835     9.172    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X39Y100        LUT5 (Prop_lut5_I2_O)        0.152     9.324 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.050    10.375    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X45Y91         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.477    12.656    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X45Y91         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X45Y91         FDRE (Setup_fdre_C_CE)      -0.413    12.318    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 2.895ns (39.421%)  route 4.449ns (60.579%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[3]
    SLICE_X42Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.584     8.027    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.310     8.337 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.835     9.172    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X39Y100        LUT5 (Prop_lut5_I2_O)        0.152     9.324 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.050    10.375    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X45Y91         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.477    12.656    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X45Y91         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X45Y91         FDRE (Setup_fdre_C_CE)      -0.413    12.318    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.319ns  (logic 2.895ns (39.555%)  route 4.424ns (60.445%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[3]
    SLICE_X42Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.584     8.027    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.310     8.337 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.835     9.172    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X39Y100        LUT5 (Prop_lut5_I2_O)        0.152     9.324 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          1.025    10.350    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X47Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.477    12.656    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X47Y92         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[1]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X47Y92         FDRE (Setup_fdre_C_CE)      -0.413    12.318    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 2.895ns (39.902%)  route 4.360ns (60.098%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[3]
    SLICE_X42Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.584     8.027    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.310     8.337 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.835     9.172    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X39Y100        LUT5 (Prop_lut5_I2_O)        0.152     9.324 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.962    10.286    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X47Y95         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.478    12.657    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[16]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X47Y95         FDRE (Setup_fdre_C_CE)      -0.413    12.319    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[16]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.255ns  (logic 2.895ns (39.902%)  route 4.360ns (60.098%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[3]
    SLICE_X42Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.584     8.027    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.310     8.337 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.835     9.172    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X39Y100        LUT5 (Prop_lut5_I2_O)        0.152     9.324 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.962    10.286    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X47Y95         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.478    12.657    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[18]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X47Y95         FDRE (Setup_fdre_C_CE)      -0.413    12.319    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[18]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 2.895ns (40.049%)  route 4.334ns (59.951%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[3]
    SLICE_X42Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.584     8.027    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.310     8.337 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.835     9.172    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X39Y100        LUT5 (Prop_lut5_I2_O)        0.152     9.324 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.935    10.259    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X45Y93         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.478    12.657    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X45Y93         FDRE (Setup_fdre_C_CE)      -0.413    12.319    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 2.895ns (40.137%)  route 4.318ns (59.863%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[3]
    SLICE_X42Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.584     8.027    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.310     8.337 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.835     9.172    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X39Y100        LUT5 (Prop_lut5_I2_O)        0.152     9.324 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.919    10.244    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X49Y95         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.477    12.656    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X49Y95         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[15]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X49Y95         FDRE (Setup_fdre_C_CE)      -0.413    12.318    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 2.895ns (40.193%)  route 4.308ns (59.807%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[3]
    SLICE_X42Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.584     8.027    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.310     8.337 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.835     9.172    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X39Y100        LUT5 (Prop_lut5_I2_O)        0.152     9.324 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.909    10.234    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X45Y94         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.478    12.657    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[11]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X45Y94         FDRE (Setup_fdre_C_CE)      -0.413    12.319    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 2.895ns (40.193%)  route 4.308ns (59.807%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[3]
    SLICE_X42Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.584     8.027    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.310     8.337 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.835     9.172    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X39Y100        LUT5 (Prop_lut5_I2_O)        0.152     9.324 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.909    10.234    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X45Y94         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.478    12.657    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[13]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X45Y94         FDRE (Setup_fdre_C_CE)      -0.413    12.319    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[13]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 2.895ns (40.193%)  route 4.308ns (59.807%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=11, routed)          1.979     6.460    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[3]
    SLICE_X42Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.584 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.584    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/i__carry_i_4__0_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.097 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.097    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__0_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.443 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_inferred__2/i__carry__1/CO[2]
                         net (fo=2, routed)           0.584     8.027    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_reg[0]
    SLICE_X40Y99         LUT6 (Prop_lut6_I4_O)        0.310     8.337 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en_i_1/O
                         net (fo=2, routed)           0.835     9.172    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_sb_wr_en
    SLICE_X39Y100        LUT5 (Prop_lut5_I2_O)        0.152     9.324 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.909    10.234    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X45Y94         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        1.478    12.657    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X45Y94         FDRE (Setup_fdre_C_CE)      -0.413    12.319    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  2.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.245%)  route 0.201ns (58.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.637     0.973    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X49Y104        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[5]/Q
                         net (fo=1, routed)           0.201     1.315    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[5]
    SLICE_X52Y104        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.906     1.272    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X52Y104        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X52Y104        FDRE (Hold_fdre_C_D)         0.072     1.305    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.386%)  route 0.217ns (60.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.637     0.973    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X49Y104        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[29]/Q
                         net (fo=1, routed)           0.217     1.331    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[29]
    SLICE_X52Y104        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.906     1.272    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X52Y104        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[29]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X52Y104        FDRE (Hold_fdre_C_D)         0.070     1.303    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.420ns (85.927%)  route 0.069ns (14.073%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.557     0.893    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y97         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/Q
                         net (fo=5, routed)           0.068     1.102    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]
    SLICE_X45Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.249 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.249    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]_i_2_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.288 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.288    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.327 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.327    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.381 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.381    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]_i_1_n_7
    SLICE_X45Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.911     1.277    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.431ns (86.236%)  route 0.069ns (13.764%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.557     0.893    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y97         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/Q
                         net (fo=5, routed)           0.068     1.102    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]
    SLICE_X45Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.249 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.249    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]_i_2_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.288 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.288    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.327 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.327    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.392 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.392    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]_i_1_n_5
    SLICE_X45Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.911     1.277    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[14]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.392ns (78.135%)  route 0.110ns (21.865%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.556     0.892    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X49Y99         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/Q
                         net (fo=17, routed)          0.109     1.142    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/Q[0]
    SLICE_X48Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.187 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gwdc.wr_data_count_i[3]_i_8/O
                         net (fo=1, routed)           0.000     1.187    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/S[0]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.339 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.339    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[3]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.393 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.393    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.diff_wr_rd_pntr_rdc[4]
    SLICE_X48Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.911     1.277    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X48Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.403ns (78.604%)  route 0.110ns (21.396%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.556     0.892    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X49Y99         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/Q
                         net (fo=17, routed)          0.109     1.142    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/Q[0]
    SLICE_X48Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.187 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gwdc.wr_data_count_i[3]_i_8/O
                         net (fo=1, routed)           0.000     1.187    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/S[0]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.339 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.339    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[3]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.404 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.404    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.diff_wr_rd_pntr_rdc[6]
    SLICE_X48Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.911     1.277    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X48Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[6]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.355ns (68.794%)  route 0.161ns (31.206%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.553     0.889    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X53Y99         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/Q
                         net (fo=5, routed)           0.160     1.190    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9][7]
    SLICE_X52Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.235 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6/O
                         net (fo=1, routed)           0.000     1.235    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8][3]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.350 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.351    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.405 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.405    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[9]
    SLICE_X52Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.907     1.273    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X52Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.570     0.906    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y87         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.056     1.102    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.839     1.205    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.286     0.919    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.848%)  route 0.159ns (49.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.639     0.975    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X38Y101        FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_ip2bus_data_reg[6]/Q
                         net (fo=1, routed)           0.159     1.298    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[15]
    SLICE_X37Y99         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.825     1.191    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.072     1.228    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.456ns (86.892%)  route 0.069ns (13.108%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.557     0.893    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y97         FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]/Q
                         net (fo=5, routed)           0.068     1.102    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[1]
    SLICE_X45Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.249 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.249    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]_i_2_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.288 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.288    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.327 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.327    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.417 r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.417    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]_i_1_n_6
    SLICE_X45Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1997, routed)        0.911     1.277    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/s_aclk
    SLICE_X45Y100        FDRE                                         r  design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[13]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y21    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y21    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y20    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y20    design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y18    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y88    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y88    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y88    design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y104   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y104   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y104   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y104   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y104   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y104   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y104   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y104   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y105   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y105   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y107   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y107   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_21_21/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y104   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y104   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y104   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y104   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y104   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y104   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y104   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y104   design_1_i/axi_fifo_mm_s_1/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack        2.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.311ns  (logic 2.837ns (25.083%)  route 8.474ns (74.917%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.577ns = ( 20.045 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/CLK
    SLICE_X100Y85        FDRE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y85        FDRE (Prop_fdre_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/Q
                         net (fo=103, routed)         1.333     8.761    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.287 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.287    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.621 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.840    10.462    HDMI_TOP_i/display_timings_inst/gfx_inst/score_display/num4/sel0[3]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.303    10.765 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_73/O
                         net (fo=1, routed)           0.670    11.435    HDMI_TOP_i/display_timings_inst/bias[4]_i_73_n_0
    SLICE_X82Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.559 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_38/O
                         net (fo=2, routed)           1.213    12.772    HDMI_TOP_i/display_timings_inst/bias[4]_i_38_n_0
    SLICE_X101Y83        LUT5 (Prop_lut5_I2_O)        0.124    12.896 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_45/O
                         net (fo=1, routed)           0.000    12.896    HDMI_TOP_i/display_timings_inst/bias[4]_i_45_n_0
    SLICE_X101Y83        MUXF7 (Prop_muxf7_I0_O)      0.212    13.108 f  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25/O
                         net (fo=1, routed)           0.921    14.029    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25_n_0
    SLICE_X97Y86         LUT6 (Prop_lut6_I1_O)        0.299    14.328 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_14/O
                         net (fo=4, routed)           0.988    15.316    HDMI_TOP_i/display_timings_inst/gfx_inst/score_hit
    SLICE_X103Y94        LUT6 (Prop_lut6_I3_O)        0.124    15.440 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_4/O
                         net (fo=1, routed)           0.665    16.105    HDMI_TOP_i/display_timings_inst/bias[4]_i_4_n_0
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.124    16.229 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_2__0/O
                         net (fo=10, routed)          1.843    18.072    HDMI_TOP_i/display_timings_inst/red[1]
    SLICE_X111Y121       LUT3 (Prop_lut3_I2_O)        0.149    18.221 r  HDMI_TOP_i/display_timings_inst/o_tmds[8]_i_1__1/O
                         net (fo=1, routed)           0.000    18.221    HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[8]_0
    SLICE_X111Y121       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.848    20.045    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X111Y121       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[8]/C
                         clock pessimism              0.416    20.461    
                         clock uncertainty           -0.168    20.293    
    SLICE_X111Y121       FDSE (Setup_fdse_C_D)        0.075    20.368    HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[8]
  -------------------------------------------------------------------
                         required time                         20.368    
                         arrival time                         -18.221    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.224ns  (logic 2.812ns (25.054%)  route 8.412ns (74.946%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.575ns = ( 20.043 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/CLK
    SLICE_X100Y85        FDRE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y85        FDRE (Prop_fdre_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/Q
                         net (fo=103, routed)         1.333     8.761    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.287 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.287    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.621 f  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.840    10.462    HDMI_TOP_i/display_timings_inst/gfx_inst/score_display/num4/sel0[3]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.303    10.765 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_73/O
                         net (fo=1, routed)           0.670    11.435    HDMI_TOP_i/display_timings_inst/bias[4]_i_73_n_0
    SLICE_X82Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.559 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_38/O
                         net (fo=2, routed)           1.213    12.772    HDMI_TOP_i/display_timings_inst/bias[4]_i_38_n_0
    SLICE_X101Y83        LUT5 (Prop_lut5_I2_O)        0.124    12.896 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_45/O
                         net (fo=1, routed)           0.000    12.896    HDMI_TOP_i/display_timings_inst/bias[4]_i_45_n_0
    SLICE_X101Y83        MUXF7 (Prop_muxf7_I0_O)      0.212    13.108 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25/O
                         net (fo=1, routed)           0.921    14.029    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25_n_0
    SLICE_X97Y86         LUT6 (Prop_lut6_I1_O)        0.299    14.328 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_14/O
                         net (fo=4, routed)           0.998    15.326    HDMI_TOP_i/display_timings_inst/gfx_inst/score_hit
    SLICE_X102Y94        LUT6 (Prop_lut6_I4_O)        0.124    15.450 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0/O
                         net (fo=5, routed)           0.866    16.316    HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0_n_0
    SLICE_X102Y94        LUT6 (Prop_lut6_I1_O)        0.124    16.440 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_2/O
                         net (fo=10, routed)          1.570    18.010    HDMI_TOP_i/HDMI_out/encode_ch1/green[1]
    SLICE_X109Y120       LUT6 (Prop_lut6_I5_O)        0.124    18.135 r  HDMI_TOP_i/HDMI_out/encode_ch1/bias[1]_i_1/O
                         net (fo=1, routed)           0.000    18.135    HDMI_TOP_i/HDMI_out/encode_ch1/bias[1]_i_1_n_0
    SLICE_X109Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.846    20.043    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X109Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/C
                         clock pessimism              0.416    20.459    
                         clock uncertainty           -0.168    20.291    
    SLICE_X109Y120       FDRE (Setup_fdre_C_D)        0.029    20.320    HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         20.320    
                         arrival time                         -18.135    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.270ns  (logic 2.812ns (24.951%)  route 8.458ns (75.049%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.577ns = ( 20.045 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/CLK
    SLICE_X100Y85        FDRE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y85        FDRE (Prop_fdre_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/Q
                         net (fo=103, routed)         1.333     8.761    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.287 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.287    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.621 f  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.840    10.462    HDMI_TOP_i/display_timings_inst/gfx_inst/score_display/num4/sel0[3]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.303    10.765 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_73/O
                         net (fo=1, routed)           0.670    11.435    HDMI_TOP_i/display_timings_inst/bias[4]_i_73_n_0
    SLICE_X82Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.559 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_38/O
                         net (fo=2, routed)           1.213    12.772    HDMI_TOP_i/display_timings_inst/bias[4]_i_38_n_0
    SLICE_X101Y83        LUT5 (Prop_lut5_I2_O)        0.124    12.896 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_45/O
                         net (fo=1, routed)           0.000    12.896    HDMI_TOP_i/display_timings_inst/bias[4]_i_45_n_0
    SLICE_X101Y83        MUXF7 (Prop_muxf7_I0_O)      0.212    13.108 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25/O
                         net (fo=1, routed)           0.921    14.029    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25_n_0
    SLICE_X97Y86         LUT6 (Prop_lut6_I1_O)        0.299    14.328 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_14/O
                         net (fo=4, routed)           0.998    15.326    HDMI_TOP_i/display_timings_inst/gfx_inst/score_hit
    SLICE_X102Y94        LUT6 (Prop_lut6_I4_O)        0.124    15.450 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0/O
                         net (fo=5, routed)           0.866    16.316    HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0_n_0
    SLICE_X102Y94        LUT6 (Prop_lut6_I1_O)        0.124    16.440 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_2/O
                         net (fo=10, routed)          1.617    18.057    HDMI_TOP_i/display_timings_inst/green[1]
    SLICE_X112Y121       LUT6 (Prop_lut6_I0_O)        0.124    18.181 r  HDMI_TOP_i/display_timings_inst/o_tmds[6]_i_1/O
                         net (fo=1, routed)           0.000    18.181    HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[6]_0
    SLICE_X112Y121       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.848    20.045    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X112Y121       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[6]/C
                         clock pessimism              0.416    20.461    
                         clock uncertainty           -0.168    20.293    
    SLICE_X112Y121       FDSE (Setup_fdse_C_D)        0.079    20.372    HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[6]
  -------------------------------------------------------------------
                         required time                         20.372    
                         arrival time                         -18.181    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.264ns  (logic 2.812ns (24.964%)  route 8.452ns (75.036%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.577ns = ( 20.045 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/CLK
    SLICE_X100Y85        FDRE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y85        FDRE (Prop_fdre_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/Q
                         net (fo=103, routed)         1.333     8.761    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.287 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.287    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.621 f  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.840    10.462    HDMI_TOP_i/display_timings_inst/gfx_inst/score_display/num4/sel0[3]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.303    10.765 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_73/O
                         net (fo=1, routed)           0.670    11.435    HDMI_TOP_i/display_timings_inst/bias[4]_i_73_n_0
    SLICE_X82Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.559 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_38/O
                         net (fo=2, routed)           1.213    12.772    HDMI_TOP_i/display_timings_inst/bias[4]_i_38_n_0
    SLICE_X101Y83        LUT5 (Prop_lut5_I2_O)        0.124    12.896 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_45/O
                         net (fo=1, routed)           0.000    12.896    HDMI_TOP_i/display_timings_inst/bias[4]_i_45_n_0
    SLICE_X101Y83        MUXF7 (Prop_muxf7_I0_O)      0.212    13.108 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25/O
                         net (fo=1, routed)           0.921    14.029    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25_n_0
    SLICE_X97Y86         LUT6 (Prop_lut6_I1_O)        0.299    14.328 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_14/O
                         net (fo=4, routed)           0.998    15.326    HDMI_TOP_i/display_timings_inst/gfx_inst/score_hit
    SLICE_X102Y94        LUT6 (Prop_lut6_I4_O)        0.124    15.450 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0/O
                         net (fo=5, routed)           0.866    16.316    HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0_n_0
    SLICE_X102Y94        LUT6 (Prop_lut6_I1_O)        0.124    16.440 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_2/O
                         net (fo=10, routed)          1.611    18.051    HDMI_TOP_i/display_timings_inst/green[1]
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.124    18.175 r  HDMI_TOP_i/display_timings_inst/o_tmds[0]_i_1/O
                         net (fo=1, routed)           0.000    18.175    HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[0]_0
    SLICE_X112Y121       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.848    20.045    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X112Y121       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[0]/C
                         clock pessimism              0.416    20.461    
                         clock uncertainty           -0.168    20.293    
    SLICE_X112Y121       FDRE (Setup_fdre_C_D)        0.077    20.370    HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[0]
  -------------------------------------------------------------------
                         required time                         20.370    
                         arrival time                         -18.175    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.201ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.260ns  (logic 2.812ns (24.973%)  route 8.448ns (75.027%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.577ns = ( 20.045 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/CLK
    SLICE_X100Y85        FDRE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y85        FDRE (Prop_fdre_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/Q
                         net (fo=103, routed)         1.333     8.761    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.287 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.287    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.621 f  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.840    10.462    HDMI_TOP_i/display_timings_inst/gfx_inst/score_display/num4/sel0[3]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.303    10.765 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_73/O
                         net (fo=1, routed)           0.670    11.435    HDMI_TOP_i/display_timings_inst/bias[4]_i_73_n_0
    SLICE_X82Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.559 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_38/O
                         net (fo=2, routed)           1.213    12.772    HDMI_TOP_i/display_timings_inst/bias[4]_i_38_n_0
    SLICE_X101Y83        LUT5 (Prop_lut5_I2_O)        0.124    12.896 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_45/O
                         net (fo=1, routed)           0.000    12.896    HDMI_TOP_i/display_timings_inst/bias[4]_i_45_n_0
    SLICE_X101Y83        MUXF7 (Prop_muxf7_I0_O)      0.212    13.108 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25/O
                         net (fo=1, routed)           0.921    14.029    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25_n_0
    SLICE_X97Y86         LUT6 (Prop_lut6_I1_O)        0.299    14.328 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_14/O
                         net (fo=4, routed)           0.998    15.326    HDMI_TOP_i/display_timings_inst/gfx_inst/score_hit
    SLICE_X102Y94        LUT6 (Prop_lut6_I4_O)        0.124    15.450 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0/O
                         net (fo=5, routed)           0.866    16.316    HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0_n_0
    SLICE_X102Y94        LUT6 (Prop_lut6_I1_O)        0.124    16.440 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_2/O
                         net (fo=10, routed)          1.607    18.047    HDMI_TOP_i/display_timings_inst/green[1]
    SLICE_X112Y121       LUT6 (Prop_lut6_I0_O)        0.124    18.171 r  HDMI_TOP_i/display_timings_inst/o_tmds[5]_i_1/O
                         net (fo=1, routed)           0.000    18.171    HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[5]_0
    SLICE_X112Y121       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.848    20.045    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X112Y121       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[5]/C
                         clock pessimism              0.416    20.461    
                         clock uncertainty           -0.168    20.293    
    SLICE_X112Y121       FDRE (Setup_fdre_C_D)        0.079    20.372    HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[5]
  -------------------------------------------------------------------
                         required time                         20.372    
                         arrival time                         -18.171    
  -------------------------------------------------------------------
                         slack                                  2.201    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.261ns  (logic 2.812ns (24.971%)  route 8.449ns (75.029%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.577ns = ( 20.045 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/CLK
    SLICE_X100Y85        FDRE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y85        FDRE (Prop_fdre_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/Q
                         net (fo=103, routed)         1.333     8.761    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.287 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.287    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.621 f  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.840    10.462    HDMI_TOP_i/display_timings_inst/gfx_inst/score_display/num4/sel0[3]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.303    10.765 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_73/O
                         net (fo=1, routed)           0.670    11.435    HDMI_TOP_i/display_timings_inst/bias[4]_i_73_n_0
    SLICE_X82Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.559 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_38/O
                         net (fo=2, routed)           1.213    12.772    HDMI_TOP_i/display_timings_inst/bias[4]_i_38_n_0
    SLICE_X101Y83        LUT5 (Prop_lut5_I2_O)        0.124    12.896 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_45/O
                         net (fo=1, routed)           0.000    12.896    HDMI_TOP_i/display_timings_inst/bias[4]_i_45_n_0
    SLICE_X101Y83        MUXF7 (Prop_muxf7_I0_O)      0.212    13.108 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25/O
                         net (fo=1, routed)           0.921    14.029    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25_n_0
    SLICE_X97Y86         LUT6 (Prop_lut6_I1_O)        0.299    14.328 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_14/O
                         net (fo=4, routed)           0.998    15.326    HDMI_TOP_i/display_timings_inst/gfx_inst/score_hit
    SLICE_X102Y94        LUT6 (Prop_lut6_I4_O)        0.124    15.450 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0/O
                         net (fo=5, routed)           0.866    16.316    HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0_n_0
    SLICE_X102Y94        LUT6 (Prop_lut6_I1_O)        0.124    16.440 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_2/O
                         net (fo=10, routed)          1.608    18.048    HDMI_TOP_i/display_timings_inst/green[1]
    SLICE_X112Y121       LUT6 (Prop_lut6_I1_O)        0.124    18.172 r  HDMI_TOP_i/display_timings_inst/o_tmds[2]_i_1/O
                         net (fo=1, routed)           0.000    18.172    HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[2]_0
    SLICE_X112Y121       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.848    20.045    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X112Y121       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[2]/C
                         clock pessimism              0.416    20.461    
                         clock uncertainty           -0.168    20.293    
    SLICE_X112Y121       FDSE (Setup_fdse_C_D)        0.081    20.374    HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[2]
  -------------------------------------------------------------------
                         required time                         20.374    
                         arrival time                         -18.172    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.194ns  (logic 2.812ns (25.121%)  route 8.382ns (74.879%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.577ns = ( 20.045 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/CLK
    SLICE_X100Y85        FDRE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y85        FDRE (Prop_fdre_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/Q
                         net (fo=103, routed)         1.333     8.761    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.287 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.287    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.621 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.840    10.462    HDMI_TOP_i/display_timings_inst/gfx_inst/score_display/num4/sel0[3]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.303    10.765 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_73/O
                         net (fo=1, routed)           0.670    11.435    HDMI_TOP_i/display_timings_inst/bias[4]_i_73_n_0
    SLICE_X82Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.559 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_38/O
                         net (fo=2, routed)           1.213    12.772    HDMI_TOP_i/display_timings_inst/bias[4]_i_38_n_0
    SLICE_X101Y83        LUT5 (Prop_lut5_I2_O)        0.124    12.896 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_45/O
                         net (fo=1, routed)           0.000    12.896    HDMI_TOP_i/display_timings_inst/bias[4]_i_45_n_0
    SLICE_X101Y83        MUXF7 (Prop_muxf7_I0_O)      0.212    13.108 f  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25/O
                         net (fo=1, routed)           0.921    14.029    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25_n_0
    SLICE_X97Y86         LUT6 (Prop_lut6_I1_O)        0.299    14.328 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_14/O
                         net (fo=4, routed)           0.998    15.326    HDMI_TOP_i/display_timings_inst/gfx_inst/score_hit
    SLICE_X102Y94        LUT6 (Prop_lut6_I4_O)        0.124    15.450 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0/O
                         net (fo=5, routed)           0.866    16.316    HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0_n_0
    SLICE_X102Y94        LUT6 (Prop_lut6_I1_O)        0.124    16.440 f  HDMI_TOP_i/display_timings_inst/bias[4]_i_2/O
                         net (fo=10, routed)          1.541    17.981    HDMI_TOP_i/display_timings_inst/green[1]
    SLICE_X111Y121       LUT3 (Prop_lut3_I2_O)        0.124    18.105 r  HDMI_TOP_i/display_timings_inst/o_tmds[8]_i_1__0/O
                         net (fo=1, routed)           0.000    18.105    HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[8]_0
    SLICE_X111Y121       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.848    20.045    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X111Y121       FDSE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[8]/C
                         clock pessimism              0.416    20.461    
                         clock uncertainty           -0.168    20.293    
    SLICE_X111Y121       FDSE (Setup_fdse_C_D)        0.032    20.325    HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[8]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                         -18.105    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.223ns  (logic 2.812ns (25.056%)  route 8.411ns (74.944%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.575ns = ( 20.043 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/CLK
    SLICE_X100Y85        FDRE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y85        FDRE (Prop_fdre_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/Q
                         net (fo=103, routed)         1.333     8.761    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.287 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.287    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.621 f  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.840    10.462    HDMI_TOP_i/display_timings_inst/gfx_inst/score_display/num4/sel0[3]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.303    10.765 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_73/O
                         net (fo=1, routed)           0.670    11.435    HDMI_TOP_i/display_timings_inst/bias[4]_i_73_n_0
    SLICE_X82Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.559 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_38/O
                         net (fo=2, routed)           1.213    12.772    HDMI_TOP_i/display_timings_inst/bias[4]_i_38_n_0
    SLICE_X101Y83        LUT5 (Prop_lut5_I2_O)        0.124    12.896 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_45/O
                         net (fo=1, routed)           0.000    12.896    HDMI_TOP_i/display_timings_inst/bias[4]_i_45_n_0
    SLICE_X101Y83        MUXF7 (Prop_muxf7_I0_O)      0.212    13.108 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25/O
                         net (fo=1, routed)           0.921    14.029    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25_n_0
    SLICE_X97Y86         LUT6 (Prop_lut6_I1_O)        0.299    14.328 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_14/O
                         net (fo=4, routed)           0.998    15.326    HDMI_TOP_i/display_timings_inst/gfx_inst/score_hit
    SLICE_X102Y94        LUT6 (Prop_lut6_I4_O)        0.124    15.450 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0/O
                         net (fo=5, routed)           0.866    16.316    HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0_n_0
    SLICE_X102Y94        LUT6 (Prop_lut6_I1_O)        0.124    16.440 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_2/O
                         net (fo=10, routed)          1.570    18.010    HDMI_TOP_i/HDMI_out/encode_ch1/green[1]
    SLICE_X108Y120       LUT6 (Prop_lut6_I1_O)        0.124    18.134 r  HDMI_TOP_i/HDMI_out/encode_ch1/bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    18.134    HDMI_TOP_i/HDMI_out/encode_ch1/bias[2]_i_1__0_n_0
    SLICE_X108Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.846    20.043    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X108Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[2]/C
                         clock pessimism              0.416    20.459    
                         clock uncertainty           -0.168    20.291    
    SLICE_X108Y120       FDRE (Setup_fdre_C_D)        0.077    20.368    HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         20.368    
                         arrival time                         -18.134    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.220ns  (logic 2.812ns (25.062%)  route 8.408ns (74.938%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.575ns = ( 20.043 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/CLK
    SLICE_X100Y85        FDRE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y85        FDRE (Prop_fdre_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/Q
                         net (fo=103, routed)         1.333     8.761    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.287 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.287    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.621 f  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.840    10.462    HDMI_TOP_i/display_timings_inst/gfx_inst/score_display/num4/sel0[3]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.303    10.765 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_73/O
                         net (fo=1, routed)           0.670    11.435    HDMI_TOP_i/display_timings_inst/bias[4]_i_73_n_0
    SLICE_X82Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.559 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_38/O
                         net (fo=2, routed)           1.213    12.772    HDMI_TOP_i/display_timings_inst/bias[4]_i_38_n_0
    SLICE_X101Y83        LUT5 (Prop_lut5_I2_O)        0.124    12.896 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_45/O
                         net (fo=1, routed)           0.000    12.896    HDMI_TOP_i/display_timings_inst/bias[4]_i_45_n_0
    SLICE_X101Y83        MUXF7 (Prop_muxf7_I0_O)      0.212    13.108 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25/O
                         net (fo=1, routed)           0.921    14.029    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25_n_0
    SLICE_X97Y86         LUT6 (Prop_lut6_I1_O)        0.299    14.328 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_14/O
                         net (fo=4, routed)           0.998    15.326    HDMI_TOP_i/display_timings_inst/gfx_inst/score_hit
    SLICE_X102Y94        LUT6 (Prop_lut6_I4_O)        0.124    15.450 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0/O
                         net (fo=5, routed)           0.866    16.316    HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0_n_0
    SLICE_X102Y94        LUT6 (Prop_lut6_I1_O)        0.124    16.440 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_2/O
                         net (fo=10, routed)          1.567    18.007    HDMI_TOP_i/HDMI_out/encode_ch1/green[1]
    SLICE_X108Y120       LUT6 (Prop_lut6_I3_O)        0.124    18.131 r  HDMI_TOP_i/HDMI_out/encode_ch1/bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    18.131    HDMI_TOP_i/HDMI_out/encode_ch1/bias[3]_i_1__0_n_0
    SLICE_X108Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.846    20.043    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X108Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[3]/C
                         clock pessimism              0.416    20.459    
                         clock uncertainty           -0.168    20.291    
    SLICE_X108Y120       FDRE (Setup_fdre_C_D)        0.081    20.372    HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         20.372    
                         arrival time                         -18.131    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.167ns  (logic 2.812ns (25.181%)  route 8.355ns (74.819%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.575ns = ( 20.043 - 13.468 ) 
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.736    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.824 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.206     5.030    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.131 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.780     6.911    HDMI_TOP_i/display_timings_inst/CLK
    SLICE_X100Y85        FDRE                                         r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y85        FDRE (Prop_fdre_C_Q)         0.518     7.429 r  HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/Q
                         net (fo=103, routed)         1.333     8.761    HDMI_TOP_i/display_timings_inst/o_sx_reg[15]_0[0]
    SLICE_X85Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.287 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131/CO[3]
                         net (fo=1, routed)           0.000     9.287    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_131_n_0
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.621 f  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_74/O[1]
                         net (fo=2, routed)           0.840    10.462    HDMI_TOP_i/display_timings_inst/gfx_inst/score_display/num4/sel0[3]
    SLICE_X82Y89         LUT6 (Prop_lut6_I0_O)        0.303    10.765 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_73/O
                         net (fo=1, routed)           0.670    11.435    HDMI_TOP_i/display_timings_inst/bias[4]_i_73_n_0
    SLICE_X82Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.559 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_38/O
                         net (fo=2, routed)           1.213    12.772    HDMI_TOP_i/display_timings_inst/bias[4]_i_38_n_0
    SLICE_X101Y83        LUT5 (Prop_lut5_I2_O)        0.124    12.896 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_45/O
                         net (fo=1, routed)           0.000    12.896    HDMI_TOP_i/display_timings_inst/bias[4]_i_45_n_0
    SLICE_X101Y83        MUXF7 (Prop_muxf7_I0_O)      0.212    13.108 r  HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25/O
                         net (fo=1, routed)           0.921    14.029    HDMI_TOP_i/display_timings_inst/bias_reg[4]_i_25_n_0
    SLICE_X97Y86         LUT6 (Prop_lut6_I1_O)        0.299    14.328 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_14/O
                         net (fo=4, routed)           0.998    15.326    HDMI_TOP_i/display_timings_inst/gfx_inst/score_hit
    SLICE_X102Y94        LUT6 (Prop_lut6_I4_O)        0.124    15.450 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0/O
                         net (fo=5, routed)           0.866    16.316    HDMI_TOP_i/display_timings_inst/bias[4]_i_4__0_n_0
    SLICE_X102Y94        LUT6 (Prop_lut6_I1_O)        0.124    16.440 r  HDMI_TOP_i/display_timings_inst/bias[4]_i_2/O
                         net (fo=10, routed)          1.514    17.954    HDMI_TOP_i/HDMI_out/encode_ch1/green[1]
    SLICE_X108Y120       LUT6 (Prop_lut6_I2_O)        0.124    18.078 r  HDMI_TOP_i/HDMI_out/encode_ch1/bias[4]_i_1/O
                         net (fo=1, routed)           0.000    18.078    HDMI_TOP_i/HDMI_out/encode_ch1/bias[4]_i_1_n_0
    SLICE_X108Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.848 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    16.010    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    16.093 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.105    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    18.196 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          1.846    20.043    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X108Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[4]/C
                         clock pessimism              0.416    20.459    
                         clock uncertainty           -0.168    20.291    
    SLICE_X108Y120       FDRE (Setup_fdre_C_D)        0.079    20.370    HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         20.370    
                         arrival time                         -18.078    
  -------------------------------------------------------------------
                         slack                                  2.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.708     2.140    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X109Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y120       FDRE (Prop_fdre_C_Q)         0.141     2.281 r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/Q
                         net (fo=5, routed)           0.137     2.417    HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg_n_0_[1]
    SLICE_X108Y120       LUT6 (Prop_lut6_I1_O)        0.045     2.462 r  HDMI_TOP_i/HDMI_out/encode_ch1/bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.462    HDMI_TOP_i/HDMI_out/encode_ch1/bias[3]_i_1__0_n_0
    SLICE_X108Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.980     2.700    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X108Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[3]/C
                         clock pessimism             -0.548     2.153    
    SLICE_X108Y120       FDRE (Hold_fdre_C_D)         0.121     2.274    HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/serialize_ch2/slave10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.503%)  route 0.713ns (83.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.706     2.138    HDMI_TOP_i/HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y123       FDPE                                         r  HDMI_TOP_i/HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141     2.279 r  HDMI_TOP_i/HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.713     2.992    HDMI_TOP_i/HDMI_out/serialize_ch2/i_rst_oserdes
    OLOGIC_X1Y121        OSERDESE2                                    r  HDMI_TOP_i/HDMI_out/serialize_ch2/slave10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.979     2.699    HDMI_TOP_i/HDMI_out/serialize_ch2/o_clk_1x
    OLOGIC_X1Y121        OSERDESE2                                    r  HDMI_TOP_i/HDMI_out/serialize_ch2/slave10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.732    HDMI_TOP_i/HDMI_out/serialize_ch2/slave10
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/async_reset_instance/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/serialize_ch2/master10/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.141ns (16.232%)  route 0.728ns (83.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.706     2.138    HDMI_TOP_i/HDMI_out/async_reset_instance/o_clk_1x
    SLICE_X113Y123       FDPE                                         r  HDMI_TOP_i/HDMI_out/async_reset_instance/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDPE (Prop_fdpe_C_Q)         0.141     2.279 r  HDMI_TOP_i/HDMI_out/async_reset_instance/o_rst_reg/Q
                         net (fo=8, routed)           0.728     3.006    HDMI_TOP_i/HDMI_out/serialize_ch2/i_rst_oserdes
    OLOGIC_X1Y122        OSERDESE2                                    r  HDMI_TOP_i/HDMI_out/serialize_ch2/master10/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.979     2.699    HDMI_TOP_i/HDMI_out/serialize_ch2/o_clk_1x
    OLOGIC_X1Y122        OSERDESE2                                    r  HDMI_TOP_i/HDMI_out/serialize_ch2/master10/CLKDIV
                         clock pessimism             -0.527     2.173    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.732    HDMI_TOP_i/HDMI_out/serialize_ch2/master10
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.822%)  route 0.179ns (46.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.708     2.140    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X108Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDRE (Prop_fdre_C_Q)         0.164     2.304 f  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[3]/Q
                         net (fo=5, routed)           0.179     2.483    HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg_n_0_[3]
    SLICE_X109Y120       LUT6 (Prop_lut6_I1_O)        0.045     2.528 r  HDMI_TOP_i/HDMI_out/encode_ch1/bias[1]_i_1/O
                         net (fo=1, routed)           0.000     2.528    HDMI_TOP_i/HDMI_out/encode_ch1/bias[1]_i_1_n_0
    SLICE_X109Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.980     2.700    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X109Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/C
                         clock pessimism             -0.548     2.153    
    SLICE_X109Y120       FDRE (Hold_fdre_C_D)         0.091     2.244    HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.708     2.140    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X108Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDRE (Prop_fdre_C_Q)         0.164     2.304 r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[2]/Q
                         net (fo=5, routed)           0.197     2.501    HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg_n_0_[2]
    SLICE_X108Y120       LUT6 (Prop_lut6_I3_O)        0.045     2.546 r  HDMI_TOP_i/HDMI_out/encode_ch1/bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.546    HDMI_TOP_i/HDMI_out/encode_ch1/bias[2]_i_1__0_n_0
    SLICE_X108Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.980     2.700    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X108Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[2]/C
                         clock pessimism             -0.561     2.140    
    SLICE_X108Y120       FDRE (Hold_fdre_C_D)         0.120     2.260    HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/encode_ch0/bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch0/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.637     2.068    HDMI_TOP_i/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X110Y99        FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch0/bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.128     2.196 f  HDMI_TOP_i/HDMI_out/encode_ch0/bias_reg[2]/Q
                         net (fo=3, routed)           0.173     2.369    HDMI_TOP_i/HDMI_out/encode_ch0/bias[2]
    SLICE_X110Y99        LUT5 (Prop_lut5_I2_O)        0.103     2.472 r  HDMI_TOP_i/HDMI_out/encode_ch0/bias[4]_i_2__1/O
                         net (fo=1, routed)           0.000     2.472    HDMI_TOP_i/HDMI_out/encode_ch0/bias[4]_i_2__1_n_0
    SLICE_X110Y99        FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch0/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.909     2.629    HDMI_TOP_i/HDMI_out/encode_ch0/o_clk_1x
    SLICE_X110Y99        FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch0/bias_reg[4]/C
                         clock pessimism             -0.561     2.068    
    SLICE_X110Y99        FDRE (Hold_fdre_C_D)         0.107     2.175    HDMI_TOP_i/HDMI_out/encode_ch0/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/display_timings_inst/o_sy_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/display_timings_inst/o_sy_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.318%)  route 0.216ns (53.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.579     2.010    HDMI_TOP_i/display_timings_inst/CLK
    SLICE_X84Y84         FDSE                                         r  HDMI_TOP_i/display_timings_inst/o_sy_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y84         FDSE (Prop_fdse_C_Q)         0.141     2.151 f  HDMI_TOP_i/display_timings_inst/o_sy_reg[14]/Q
                         net (fo=70, routed)          0.216     2.367    HDMI_TOP_i/display_timings_inst/Q[14]
    SLICE_X84Y82         LUT6 (Prop_lut6_I2_O)        0.045     2.412 r  HDMI_TOP_i/display_timings_inst/o_sy[7]_i_1/O
                         net (fo=1, routed)           0.000     2.412    HDMI_TOP_i/display_timings_inst/o_sy[7]_i_1_n_0
    SLICE_X84Y82         FDSE                                         r  HDMI_TOP_i/display_timings_inst/o_sy_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.844     2.564    HDMI_TOP_i/display_timings_inst/CLK
    SLICE_X84Y82         FDSE                                         r  HDMI_TOP_i/display_timings_inst/o_sy_reg[7]/C
                         clock pessimism             -0.542     2.022    
    SLICE_X84Y82         FDSE (Hold_fdse_C_D)         0.092     2.114    HDMI_TOP_i/display_timings_inst/o_sy_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.140%)  route 0.209ns (52.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.711     2.143    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141     2.284 r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/Q
                         net (fo=9, routed)           0.209     2.492    HDMI_TOP_i/HDMI_out/encode_ch2/Q[0]
    SLICE_X110Y118       LUT6 (Prop_lut6_I1_O)        0.045     2.537 r  HDMI_TOP_i/HDMI_out/encode_ch2/bias[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.537    HDMI_TOP_i/HDMI_out/encode_ch2/bias[4]_i_1__0_n_0
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.985     2.705    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/C
                         clock pessimism             -0.563     2.143    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.092     2.235    HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.803%)  route 0.211ns (53.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.711     2.143    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141     2.284 r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[4]/Q
                         net (fo=9, routed)           0.211     2.495    HDMI_TOP_i/HDMI_out/encode_ch2/Q[0]
    SLICE_X110Y118       LUT6 (Prop_lut6_I0_O)        0.045     2.540 r  HDMI_TOP_i/HDMI_out/encode_ch2/bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.540    HDMI_TOP_i/HDMI_out/encode_ch2/bias[3]_i_1__1_n_0
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.985     2.705    HDMI_TOP_i/HDMI_out/encode_ch2/o_clk_1x
    SLICE_X110Y118       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[3]/C
                         clock pessimism             -0.563     2.143    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.092     2.235    HDMI_TOP_i/HDMI_out/encode_ch2/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.203%)  route 0.225ns (51.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.659    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.709 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.405    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.431 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.708     2.140    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X108Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y120       FDRE (Prop_fdre_C_Q)         0.164     2.304 r  HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[4]/Q
                         net (fo=9, routed)           0.225     2.528    HDMI_TOP_i/display_timings_inst/o_tmds_reg[0]_2[0]
    SLICE_X111Y120       LUT6 (Prop_lut6_I5_O)        0.045     2.573 r  HDMI_TOP_i/display_timings_inst/o_tmds[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.573    HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[9]_0
    SLICE_X111Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.886    HDMI_TOP_i/display_clocks_inst/CLK
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.939 r  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.691    HDMI_TOP_i/display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.720 r  HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/O
                         net (fo=69, routed)          0.983     2.703    HDMI_TOP_i/HDMI_out/encode_ch1/o_clk_1x
    SLICE_X111Y120       FDRE                                         r  HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[9]/C
                         clock pessimism             -0.527     2.177    
    SLICE_X111Y120       FDRE (Hold_fdre_C_D)         0.091     2.268    HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.306    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y17   HDMI_TOP_i/display_clocks_inst/bufg_clk_pix/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    HDMI_TOP_i/HDMI_out/serialize_ch0/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    HDMI_TOP_i/HDMI_out/serialize_ch0/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    HDMI_TOP_i/HDMI_out/serialize_ch1/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y129    HDMI_TOP_i/HDMI_out/serialize_ch1/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y122    HDMI_TOP_i/HDMI_out/serialize_ch2/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y121    HDMI_TOP_i/HDMI_out/serialize_ch2/slave10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    HDMI_TOP_i/HDMI_out/serialize_chc/master10/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    HDMI_TOP_i/HDMI_out/serialize_chc/slave10/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X113Y123   HDMI_TOP_i/HDMI_out/async_reset_instance/o_rst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y120   HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y120   HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y120   HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y120   HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y120   HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y120   HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X100Y85    HDMI_TOP_i/display_timings_inst/o_sx_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X95Y86     HDMI_TOP_i/display_timings_inst/o_sx_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.734       6.234      SLICE_X95Y86     HDMI_TOP_i/display_timings_inst/o_sx_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X109Y120   HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y120   HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y120   HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y120   HDMI_TOP_i/HDMI_out/encode_ch1/bias_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y120   HDMI_TOP_i/HDMI_out/encode_ch1/o_tmds_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y120   HDMI_TOP_i/HDMI_out/encode_ch2/o_tmds_reg[9]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.734       6.234      SLICE_X113Y123   HDMI_TOP_i/HDMI_out/async_reset_instance/o_rst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y99    HDMI_TOP_i/HDMI_out/encode_ch0/bias_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y99    HDMI_TOP_i/HDMI_out/encode_ch0/bias_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X110Y99    HDMI_TOP_i/HDMI_out/encode_ch0/bias_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y18   HDMI_TOP_i/display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    HDMI_TOP_i/HDMI_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    HDMI_TOP_i/HDMI_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    HDMI_TOP_i/HDMI_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    HDMI_TOP_i/HDMI_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    HDMI_TOP_i/HDMI_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    HDMI_TOP_i/HDMI_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    HDMI_TOP_i/HDMI_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    HDMI_TOP_i/HDMI_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  HDMI_TOP_i/display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



