
base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f0c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000026c  08005094  08005094  00015094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005300  08005300  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005300  08005300  00015300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005308  08005308  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08005308  08005308  00015308  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005310  08005310  00015310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005314  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a88  20000074  08005388  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000afc  08005388  00020afc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e039  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000022bb  00000000  00000000  0002e0dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009a8  00000000  00000000  00030398  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008d8  00000000  00000000  00030d40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000220d1  00000000  00000000  00031618  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000811a  00000000  00000000  000536e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c7fbd  00000000  00000000  0005b803  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001237c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ab4  00000000  00000000  0012383c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000074 	.word	0x20000074
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800507c 	.word	0x0800507c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000078 	.word	0x20000078
 80001c4:	0800507c 	.word	0x0800507c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001ec:	f000 b972 	b.w	80004d4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	4688      	mov	r8, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14b      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000216:	428a      	cmp	r2, r1
 8000218:	4615      	mov	r5, r2
 800021a:	d967      	bls.n	80002ec <__udivmoddi4+0xe4>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b14a      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000222:	f1c2 0720 	rsb	r7, r2, #32
 8000226:	fa01 f302 	lsl.w	r3, r1, r2
 800022a:	fa20 f707 	lsr.w	r7, r0, r7
 800022e:	4095      	lsls	r5, r2
 8000230:	ea47 0803 	orr.w	r8, r7, r3
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000240:	fa1f fc85 	uxth.w	ip, r5
 8000244:	fb0e 8817 	mls	r8, lr, r7, r8
 8000248:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024c:	fb07 f10c 	mul.w	r1, r7, ip
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18eb      	adds	r3, r5, r3
 8000256:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 800025a:	f080 811b 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8118 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000264:	3f02      	subs	r7, #2
 8000266:	442b      	add	r3, r5
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000270:	fb0e 3310 	mls	r3, lr, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fc0c 	mul.w	ip, r0, ip
 800027c:	45a4      	cmp	ip, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	192c      	adds	r4, r5, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000286:	f080 8107 	bcs.w	8000498 <__udivmoddi4+0x290>
 800028a:	45a4      	cmp	ip, r4
 800028c:	f240 8104 	bls.w	8000498 <__udivmoddi4+0x290>
 8000290:	3802      	subs	r0, #2
 8000292:	442c      	add	r4, r5
 8000294:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000298:	eba4 040c 	sub.w	r4, r4, ip
 800029c:	2700      	movs	r7, #0
 800029e:	b11e      	cbz	r6, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c6 4300 	strd	r4, r3, [r6]
 80002a8:	4639      	mov	r1, r7
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0xbe>
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	f000 80eb 	beq.w	800048e <__udivmoddi4+0x286>
 80002b8:	2700      	movs	r7, #0
 80002ba:	e9c6 0100 	strd	r0, r1, [r6]
 80002be:	4638      	mov	r0, r7
 80002c0:	4639      	mov	r1, r7
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	fab3 f783 	clz	r7, r3
 80002ca:	2f00      	cmp	r7, #0
 80002cc:	d147      	bne.n	800035e <__udivmoddi4+0x156>
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xd0>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 80fa 	bhi.w	80004cc <__udivmoddi4+0x2c4>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb61 0303 	sbc.w	r3, r1, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4698      	mov	r8, r3
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	d0e0      	beq.n	80002a8 <__udivmoddi4+0xa0>
 80002e6:	e9c6 4800 	strd	r4, r8, [r6]
 80002ea:	e7dd      	b.n	80002a8 <__udivmoddi4+0xa0>
 80002ec:	b902      	cbnz	r2, 80002f0 <__udivmoddi4+0xe8>
 80002ee:	deff      	udf	#255	; 0xff
 80002f0:	fab2 f282 	clz	r2, r2
 80002f4:	2a00      	cmp	r2, #0
 80002f6:	f040 808f 	bne.w	8000418 <__udivmoddi4+0x210>
 80002fa:	1b49      	subs	r1, r1, r5
 80002fc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000300:	fa1f f885 	uxth.w	r8, r5
 8000304:	2701      	movs	r7, #1
 8000306:	fbb1 fcfe 	udiv	ip, r1, lr
 800030a:	0c23      	lsrs	r3, r4, #16
 800030c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb08 f10c 	mul.w	r1, r8, ip
 8000318:	4299      	cmp	r1, r3
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x124>
 800031c:	18eb      	adds	r3, r5, r3
 800031e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x122>
 8000324:	4299      	cmp	r1, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 800032a:	4684      	mov	ip, r0
 800032c:	1a59      	subs	r1, r3, r1
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb1 f0fe 	udiv	r0, r1, lr
 8000334:	fb0e 1410 	mls	r4, lr, r0, r1
 8000338:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800033c:	fb08 f800 	mul.w	r8, r8, r0
 8000340:	45a0      	cmp	r8, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x14c>
 8000344:	192c      	adds	r4, r5, r4
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x14a>
 800034c:	45a0      	cmp	r8, r4
 800034e:	f200 80b6 	bhi.w	80004be <__udivmoddi4+0x2b6>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 0408 	sub.w	r4, r4, r8
 8000358:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800035c:	e79f      	b.n	800029e <__udivmoddi4+0x96>
 800035e:	f1c7 0c20 	rsb	ip, r7, #32
 8000362:	40bb      	lsls	r3, r7
 8000364:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000368:	ea4e 0e03 	orr.w	lr, lr, r3
 800036c:	fa01 f407 	lsl.w	r4, r1, r7
 8000370:	fa20 f50c 	lsr.w	r5, r0, ip
 8000374:	fa21 f30c 	lsr.w	r3, r1, ip
 8000378:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800037c:	4325      	orrs	r5, r4
 800037e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000382:	0c2c      	lsrs	r4, r5, #16
 8000384:	fb08 3319 	mls	r3, r8, r9, r3
 8000388:	fa1f fa8e 	uxth.w	sl, lr
 800038c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000390:	fb09 f40a 	mul.w	r4, r9, sl
 8000394:	429c      	cmp	r4, r3
 8000396:	fa02 f207 	lsl.w	r2, r2, r7
 800039a:	fa00 f107 	lsl.w	r1, r0, r7
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b0>
 80003a0:	eb1e 0303 	adds.w	r3, lr, r3
 80003a4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80003a8:	f080 8087 	bcs.w	80004ba <__udivmoddi4+0x2b2>
 80003ac:	429c      	cmp	r4, r3
 80003ae:	f240 8084 	bls.w	80004ba <__udivmoddi4+0x2b2>
 80003b2:	f1a9 0902 	sub.w	r9, r9, #2
 80003b6:	4473      	add	r3, lr
 80003b8:	1b1b      	subs	r3, r3, r4
 80003ba:	b2ad      	uxth	r5, r5
 80003bc:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c0:	fb08 3310 	mls	r3, r8, r0, r3
 80003c4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003c8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003cc:	45a2      	cmp	sl, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1da>
 80003d0:	eb1e 0404 	adds.w	r4, lr, r4
 80003d4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003d8:	d26b      	bcs.n	80004b2 <__udivmoddi4+0x2aa>
 80003da:	45a2      	cmp	sl, r4
 80003dc:	d969      	bls.n	80004b2 <__udivmoddi4+0x2aa>
 80003de:	3802      	subs	r0, #2
 80003e0:	4474      	add	r4, lr
 80003e2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003e6:	fba0 8902 	umull	r8, r9, r0, r2
 80003ea:	eba4 040a 	sub.w	r4, r4, sl
 80003ee:	454c      	cmp	r4, r9
 80003f0:	46c2      	mov	sl, r8
 80003f2:	464b      	mov	r3, r9
 80003f4:	d354      	bcc.n	80004a0 <__udivmoddi4+0x298>
 80003f6:	d051      	beq.n	800049c <__udivmoddi4+0x294>
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d069      	beq.n	80004d0 <__udivmoddi4+0x2c8>
 80003fc:	ebb1 050a 	subs.w	r5, r1, sl
 8000400:	eb64 0403 	sbc.w	r4, r4, r3
 8000404:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000408:	40fd      	lsrs	r5, r7
 800040a:	40fc      	lsrs	r4, r7
 800040c:	ea4c 0505 	orr.w	r5, ip, r5
 8000410:	e9c6 5400 	strd	r5, r4, [r6]
 8000414:	2700      	movs	r7, #0
 8000416:	e747      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000418:	f1c2 0320 	rsb	r3, r2, #32
 800041c:	fa20 f703 	lsr.w	r7, r0, r3
 8000420:	4095      	lsls	r5, r2
 8000422:	fa01 f002 	lsl.w	r0, r1, r2
 8000426:	fa21 f303 	lsr.w	r3, r1, r3
 800042a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800042e:	4338      	orrs	r0, r7
 8000430:	0c01      	lsrs	r1, r0, #16
 8000432:	fbb3 f7fe 	udiv	r7, r3, lr
 8000436:	fa1f f885 	uxth.w	r8, r5
 800043a:	fb0e 3317 	mls	r3, lr, r7, r3
 800043e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000442:	fb07 f308 	mul.w	r3, r7, r8
 8000446:	428b      	cmp	r3, r1
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x256>
 800044e:	1869      	adds	r1, r5, r1
 8000450:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000454:	d22f      	bcs.n	80004b6 <__udivmoddi4+0x2ae>
 8000456:	428b      	cmp	r3, r1
 8000458:	d92d      	bls.n	80004b6 <__udivmoddi4+0x2ae>
 800045a:	3f02      	subs	r7, #2
 800045c:	4429      	add	r1, r5
 800045e:	1acb      	subs	r3, r1, r3
 8000460:	b281      	uxth	r1, r0
 8000462:	fbb3 f0fe 	udiv	r0, r3, lr
 8000466:	fb0e 3310 	mls	r3, lr, r0, r3
 800046a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046e:	fb00 f308 	mul.w	r3, r0, r8
 8000472:	428b      	cmp	r3, r1
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x27e>
 8000476:	1869      	adds	r1, r5, r1
 8000478:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800047c:	d217      	bcs.n	80004ae <__udivmoddi4+0x2a6>
 800047e:	428b      	cmp	r3, r1
 8000480:	d915      	bls.n	80004ae <__udivmoddi4+0x2a6>
 8000482:	3802      	subs	r0, #2
 8000484:	4429      	add	r1, r5
 8000486:	1ac9      	subs	r1, r1, r3
 8000488:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800048c:	e73b      	b.n	8000306 <__udivmoddi4+0xfe>
 800048e:	4637      	mov	r7, r6
 8000490:	4630      	mov	r0, r6
 8000492:	e709      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000494:	4607      	mov	r7, r0
 8000496:	e6e7      	b.n	8000268 <__udivmoddi4+0x60>
 8000498:	4618      	mov	r0, r3
 800049a:	e6fb      	b.n	8000294 <__udivmoddi4+0x8c>
 800049c:	4541      	cmp	r1, r8
 800049e:	d2ab      	bcs.n	80003f8 <__udivmoddi4+0x1f0>
 80004a0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004a4:	eb69 020e 	sbc.w	r2, r9, lr
 80004a8:	3801      	subs	r0, #1
 80004aa:	4613      	mov	r3, r2
 80004ac:	e7a4      	b.n	80003f8 <__udivmoddi4+0x1f0>
 80004ae:	4660      	mov	r0, ip
 80004b0:	e7e9      	b.n	8000486 <__udivmoddi4+0x27e>
 80004b2:	4618      	mov	r0, r3
 80004b4:	e795      	b.n	80003e2 <__udivmoddi4+0x1da>
 80004b6:	4667      	mov	r7, ip
 80004b8:	e7d1      	b.n	800045e <__udivmoddi4+0x256>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e77c      	b.n	80003b8 <__udivmoddi4+0x1b0>
 80004be:	3802      	subs	r0, #2
 80004c0:	442c      	add	r4, r5
 80004c2:	e747      	b.n	8000354 <__udivmoddi4+0x14c>
 80004c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c8:	442b      	add	r3, r5
 80004ca:	e72f      	b.n	800032c <__udivmoddi4+0x124>
 80004cc:	4638      	mov	r0, r7
 80004ce:	e708      	b.n	80002e2 <__udivmoddi4+0xda>
 80004d0:	4637      	mov	r7, r6
 80004d2:	e6e9      	b.n	80002a8 <__udivmoddi4+0xa0>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 80004d8:	b480      	push	{r7}
 80004da:	b085      	sub	sp, #20
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
 80004e0:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 80004e2:	683b      	ldr	r3, [r7, #0]
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	0a5a      	lsrs	r2, r3, #9
 80004e8:	490f      	ldr	r1, [pc, #60]	; (8000528 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 80004ea:	fba1 1202 	umull	r1, r2, r1, r2
 80004ee:	09d2      	lsrs	r2, r2, #7
 80004f0:	490e      	ldr	r1, [pc, #56]	; (800052c <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 80004f2:	fb01 f202 	mul.w	r2, r1, r2
 80004f6:	1a9b      	subs	r3, r3, r2
 80004f8:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 80004fa:	683b      	ldr	r3, [r7, #0]
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	0a5b      	lsrs	r3, r3, #9
 8000500:	4a09      	ldr	r2, [pc, #36]	; (8000528 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8000502:	fba2 2303 	umull	r2, r3, r2, r3
 8000506:	09db      	lsrs	r3, r3, #7
 8000508:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	681a      	ldr	r2, [r3, #0]
 800050e:	68bb      	ldr	r3, [r7, #8]
 8000510:	441a      	add	r2, r3
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 8000516:	683b      	ldr	r3, [r7, #0]
 8000518:	68fa      	ldr	r2, [r7, #12]
 800051a:	601a      	str	r2, [r3, #0]
}
 800051c:	bf00      	nop
 800051e:	3714      	adds	r7, #20
 8000520:	46bd      	mov	sp, r7
 8000522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000526:	4770      	bx	lr
 8000528:	00044b83 	.word	0x00044b83
 800052c:	3b9aca00 	.word	0x3b9aca00

08000530 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000534:	f002 f8e0 	bl	80026f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000538:	f000 f812 	bl	8000560 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800053c:	f000 f8cc 	bl	80006d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000540:	f000 f8a2 	bl	8000688 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000544:	f000 f876 	bl	8000634 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8000548:	2201      	movs	r2, #1
 800054a:	2102      	movs	r1, #2
 800054c:	4803      	ldr	r0, [pc, #12]	; (800055c <main+0x2c>)
 800054e:	f002 ffa3 	bl	8003498 <HAL_GPIO_WritePin>
	setup();
 8000552:	f001 f8f3 	bl	800173c <setup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  loop();
 8000556:	f001 f901 	bl	800175c <loop>
 800055a:	e7fc      	b.n	8000556 <main+0x26>
 800055c:	40020000 	.word	0x40020000

08000560 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b094      	sub	sp, #80	; 0x50
 8000564:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000566:	f107 0320 	add.w	r3, r7, #32
 800056a:	2230      	movs	r2, #48	; 0x30
 800056c:	2100      	movs	r1, #0
 800056e:	4618      	mov	r0, r3
 8000570:	f004 fc47 	bl	8004e02 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000574:	f107 030c 	add.w	r3, r7, #12
 8000578:	2200      	movs	r2, #0
 800057a:	601a      	str	r2, [r3, #0]
 800057c:	605a      	str	r2, [r3, #4]
 800057e:	609a      	str	r2, [r3, #8]
 8000580:	60da      	str	r2, [r3, #12]
 8000582:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000584:	2300      	movs	r3, #0
 8000586:	60bb      	str	r3, [r7, #8]
 8000588:	4b28      	ldr	r3, [pc, #160]	; (800062c <SystemClock_Config+0xcc>)
 800058a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800058c:	4a27      	ldr	r2, [pc, #156]	; (800062c <SystemClock_Config+0xcc>)
 800058e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000592:	6413      	str	r3, [r2, #64]	; 0x40
 8000594:	4b25      	ldr	r3, [pc, #148]	; (800062c <SystemClock_Config+0xcc>)
 8000596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000598:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800059c:	60bb      	str	r3, [r7, #8]
 800059e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005a0:	2300      	movs	r3, #0
 80005a2:	607b      	str	r3, [r7, #4]
 80005a4:	4b22      	ldr	r3, [pc, #136]	; (8000630 <SystemClock_Config+0xd0>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a21      	ldr	r2, [pc, #132]	; (8000630 <SystemClock_Config+0xd0>)
 80005aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005ae:	6013      	str	r3, [r2, #0]
 80005b0:	4b1f      	ldr	r3, [pc, #124]	; (8000630 <SystemClock_Config+0xd0>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005b8:	607b      	str	r3, [r7, #4]
 80005ba:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005bc:	2301      	movs	r3, #1
 80005be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005c4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005c6:	2302      	movs	r3, #2
 80005c8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005ca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80005ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80005d0:	2304      	movs	r3, #4
 80005d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80005d4:	23a8      	movs	r3, #168	; 0xa8
 80005d6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005d8:	2302      	movs	r3, #2
 80005da:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80005dc:	2304      	movs	r3, #4
 80005de:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e0:	f107 0320 	add.w	r3, r7, #32
 80005e4:	4618      	mov	r0, r3
 80005e6:	f002 ff8b 	bl	8003500 <HAL_RCC_OscConfig>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d001      	beq.n	80005f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80005f0:	f000 f8b4 	bl	800075c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f4:	230f      	movs	r3, #15
 80005f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005f8:	2302      	movs	r3, #2
 80005fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005fc:	2300      	movs	r3, #0
 80005fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000600:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000604:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000606:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800060a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800060c:	f107 030c 	add.w	r3, r7, #12
 8000610:	2105      	movs	r1, #5
 8000612:	4618      	mov	r0, r3
 8000614:	f003 f9e4 	bl	80039e0 <HAL_RCC_ClockConfig>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800061e:	f000 f89d 	bl	800075c <Error_Handler>
  }
}
 8000622:	bf00      	nop
 8000624:	3750      	adds	r7, #80	; 0x50
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	40023800 	.word	0x40023800
 8000630:	40007000 	.word	0x40007000

08000634 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000638:	4b11      	ldr	r3, [pc, #68]	; (8000680 <MX_USART2_UART_Init+0x4c>)
 800063a:	4a12      	ldr	r2, [pc, #72]	; (8000684 <MX_USART2_UART_Init+0x50>)
 800063c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 800063e:	4b10      	ldr	r3, [pc, #64]	; (8000680 <MX_USART2_UART_Init+0x4c>)
 8000640:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8000644:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000646:	4b0e      	ldr	r3, [pc, #56]	; (8000680 <MX_USART2_UART_Init+0x4c>)
 8000648:	2200      	movs	r2, #0
 800064a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800064c:	4b0c      	ldr	r3, [pc, #48]	; (8000680 <MX_USART2_UART_Init+0x4c>)
 800064e:	2200      	movs	r2, #0
 8000650:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000652:	4b0b      	ldr	r3, [pc, #44]	; (8000680 <MX_USART2_UART_Init+0x4c>)
 8000654:	2200      	movs	r2, #0
 8000656:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000658:	4b09      	ldr	r3, [pc, #36]	; (8000680 <MX_USART2_UART_Init+0x4c>)
 800065a:	220c      	movs	r2, #12
 800065c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800065e:	4b08      	ldr	r3, [pc, #32]	; (8000680 <MX_USART2_UART_Init+0x4c>)
 8000660:	2200      	movs	r2, #0
 8000662:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000664:	4b06      	ldr	r3, [pc, #24]	; (8000680 <MX_USART2_UART_Init+0x4c>)
 8000666:	2200      	movs	r2, #0
 8000668:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800066a:	4805      	ldr	r0, [pc, #20]	; (8000680 <MX_USART2_UART_Init+0x4c>)
 800066c:	f003 fbaa 	bl	8003dc4 <HAL_UART_Init>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000676:	f000 f871 	bl	800075c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800067a:	bf00      	nop
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	20000ab4 	.word	0x20000ab4
 8000684:	40004400 	.word	0x40004400

08000688 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800068e:	2300      	movs	r3, #0
 8000690:	607b      	str	r3, [r7, #4]
 8000692:	4b10      	ldr	r3, [pc, #64]	; (80006d4 <MX_DMA_Init+0x4c>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000696:	4a0f      	ldr	r2, [pc, #60]	; (80006d4 <MX_DMA_Init+0x4c>)
 8000698:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800069c:	6313      	str	r3, [r2, #48]	; 0x30
 800069e:	4b0d      	ldr	r3, [pc, #52]	; (80006d4 <MX_DMA_Init+0x4c>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006a6:	607b      	str	r3, [r7, #4]
 80006a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80006aa:	2200      	movs	r2, #0
 80006ac:	2100      	movs	r1, #0
 80006ae:	2010      	movs	r0, #16
 80006b0:	f002 f991 	bl	80029d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80006b4:	2010      	movs	r0, #16
 80006b6:	f002 f9aa 	bl	8002a0e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80006ba:	2200      	movs	r2, #0
 80006bc:	2100      	movs	r1, #0
 80006be:	2011      	movs	r0, #17
 80006c0:	f002 f989 	bl	80029d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80006c4:	2011      	movs	r0, #17
 80006c6:	f002 f9a2 	bl	8002a0e <HAL_NVIC_EnableIRQ>

}
 80006ca:	bf00      	nop
 80006cc:	3708      	adds	r7, #8
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	40023800 	.word	0x40023800

080006d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b088      	sub	sp, #32
 80006dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006de:	f107 030c 	add.w	r3, r7, #12
 80006e2:	2200      	movs	r2, #0
 80006e4:	601a      	str	r2, [r3, #0]
 80006e6:	605a      	str	r2, [r3, #4]
 80006e8:	609a      	str	r2, [r3, #8]
 80006ea:	60da      	str	r2, [r3, #12]
 80006ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ee:	2300      	movs	r3, #0
 80006f0:	60bb      	str	r3, [r7, #8]
 80006f2:	4b18      	ldr	r3, [pc, #96]	; (8000754 <MX_GPIO_Init+0x7c>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f6:	4a17      	ldr	r2, [pc, #92]	; (8000754 <MX_GPIO_Init+0x7c>)
 80006f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006fc:	6313      	str	r3, [r2, #48]	; 0x30
 80006fe:	4b15      	ldr	r3, [pc, #84]	; (8000754 <MX_GPIO_Init+0x7c>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000702:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000706:	60bb      	str	r3, [r7, #8]
 8000708:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800070a:	2300      	movs	r3, #0
 800070c:	607b      	str	r3, [r7, #4]
 800070e:	4b11      	ldr	r3, [pc, #68]	; (8000754 <MX_GPIO_Init+0x7c>)
 8000710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000712:	4a10      	ldr	r2, [pc, #64]	; (8000754 <MX_GPIO_Init+0x7c>)
 8000714:	f043 0301 	orr.w	r3, r3, #1
 8000718:	6313      	str	r3, [r2, #48]	; 0x30
 800071a:	4b0e      	ldr	r3, [pc, #56]	; (8000754 <MX_GPIO_Init+0x7c>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071e:	f003 0301 	and.w	r3, r3, #1
 8000722:	607b      	str	r3, [r7, #4]
 8000724:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000726:	2200      	movs	r2, #0
 8000728:	2102      	movs	r1, #2
 800072a:	480b      	ldr	r0, [pc, #44]	; (8000758 <MX_GPIO_Init+0x80>)
 800072c:	f002 feb4 	bl	8003498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000730:	2302      	movs	r3, #2
 8000732:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000734:	2301      	movs	r3, #1
 8000736:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000738:	2300      	movs	r3, #0
 800073a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800073c:	2300      	movs	r3, #0
 800073e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000740:	f107 030c 	add.w	r3, r7, #12
 8000744:	4619      	mov	r1, r3
 8000746:	4804      	ldr	r0, [pc, #16]	; (8000758 <MX_GPIO_Init+0x80>)
 8000748:	f002 fd0c 	bl	8003164 <HAL_GPIO_Init>

}
 800074c:	bf00      	nop
 800074e:	3720      	adds	r7, #32
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	40023800 	.word	0x40023800
 8000758:	40020000 	.word	0x40020000

0800075c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000760:	bf00      	nop
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr

0800076a <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 800076a:	b480      	push	{r7}
 800076c:	b083      	sub	sp, #12
 800076e:	af00      	add	r7, sp, #0
 8000770:	6078      	str	r0, [r7, #4]
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	2200      	movs	r2, #0
 8000776:	601a      	str	r2, [r3, #0]
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	2200      	movs	r2, #0
 800077c:	605a      	str	r2, [r3, #4]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	4618      	mov	r0, r3
 8000782:	370c      	adds	r7, #12
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr

0800078c <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 800078c:	b480      	push	{r7}
 800078e:	b083      	sub	sp, #12
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
 8000794:	4a04      	ldr	r2, [pc, #16]	; (80007a8 <_ZN3ros3MsgC1Ev+0x1c>)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	601a      	str	r2, [r3, #0]
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	4618      	mov	r0, r3
 800079e:	370c      	adds	r7, #12
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr
 80007a8:	080052d0 	.word	0x080052d0

080007ac <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
      data()
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ffe8 	bl	800078c <_ZN3ros3MsgC1Ev>
 80007bc:	4a06      	ldr	r2, [pc, #24]	; (80007d8 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	601a      	str	r2, [r3, #0]
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	3304      	adds	r3, #4
 80007c6:	4618      	mov	r0, r3
 80007c8:	f7ff ffcf 	bl	800076a <_ZN3ros4TimeC1Ev>
    {
    }
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	4618      	mov	r0, r3
 80007d0:	3708      	adds	r7, #8
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	080052b8 	.word	0x080052b8

080007dc <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80007dc:	b480      	push	{r7}
 80007de:	b085      	sub	sp, #20
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
 80007e4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80007e6:	2300      	movs	r3, #0
 80007e8:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	6859      	ldr	r1, [r3, #4]
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	683a      	ldr	r2, [r7, #0]
 80007f2:	4413      	add	r3, r2
 80007f4:	b2ca      	uxtb	r2, r1
 80007f6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	685b      	ldr	r3, [r3, #4]
 80007fc:	0a19      	lsrs	r1, r3, #8
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	3301      	adds	r3, #1
 8000802:	683a      	ldr	r2, [r7, #0]
 8000804:	4413      	add	r3, r2
 8000806:	b2ca      	uxtb	r2, r1
 8000808:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	685b      	ldr	r3, [r3, #4]
 800080e:	0c19      	lsrs	r1, r3, #16
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	3302      	adds	r3, #2
 8000814:	683a      	ldr	r2, [r7, #0]
 8000816:	4413      	add	r3, r2
 8000818:	b2ca      	uxtb	r2, r1
 800081a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	685b      	ldr	r3, [r3, #4]
 8000820:	0e19      	lsrs	r1, r3, #24
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	3303      	adds	r3, #3
 8000826:	683a      	ldr	r2, [r7, #0]
 8000828:	4413      	add	r3, r2
 800082a:	b2ca      	uxtb	r2, r1
 800082c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	3304      	adds	r3, #4
 8000832:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	6899      	ldr	r1, [r3, #8]
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	683a      	ldr	r2, [r7, #0]
 800083c:	4413      	add	r3, r2
 800083e:	b2ca      	uxtb	r2, r1
 8000840:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	689b      	ldr	r3, [r3, #8]
 8000846:	0a19      	lsrs	r1, r3, #8
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	3301      	adds	r3, #1
 800084c:	683a      	ldr	r2, [r7, #0]
 800084e:	4413      	add	r3, r2
 8000850:	b2ca      	uxtb	r2, r1
 8000852:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	689b      	ldr	r3, [r3, #8]
 8000858:	0c19      	lsrs	r1, r3, #16
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	3302      	adds	r3, #2
 800085e:	683a      	ldr	r2, [r7, #0]
 8000860:	4413      	add	r3, r2
 8000862:	b2ca      	uxtb	r2, r1
 8000864:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	689b      	ldr	r3, [r3, #8]
 800086a:	0e19      	lsrs	r1, r3, #24
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	3303      	adds	r3, #3
 8000870:	683a      	ldr	r2, [r7, #0]
 8000872:	4413      	add	r3, r2
 8000874:	b2ca      	uxtb	r2, r1
 8000876:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	3304      	adds	r3, #4
 800087c:	60fb      	str	r3, [r7, #12]
      return offset;
 800087e:	68fb      	ldr	r3, [r7, #12]
    }
 8000880:	4618      	mov	r0, r3
 8000882:	3714      	adds	r7, #20
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr

0800088c <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 800088c:	b480      	push	{r7}
 800088e:	b085      	sub	sp, #20
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000896:	2300      	movs	r3, #0
 8000898:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	683a      	ldr	r2, [r7, #0]
 800089e:	4413      	add	r3, r2
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	461a      	mov	r2, r3
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	685a      	ldr	r2, [r3, #4]
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	3301      	adds	r3, #1
 80008b0:	6839      	ldr	r1, [r7, #0]
 80008b2:	440b      	add	r3, r1
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	021b      	lsls	r3, r3, #8
 80008b8:	431a      	orrs	r2, r3
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	685a      	ldr	r2, [r3, #4]
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	3302      	adds	r3, #2
 80008c6:	6839      	ldr	r1, [r7, #0]
 80008c8:	440b      	add	r3, r1
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	041b      	lsls	r3, r3, #16
 80008ce:	431a      	orrs	r2, r3
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	685a      	ldr	r2, [r3, #4]
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	3303      	adds	r3, #3
 80008dc:	6839      	ldr	r1, [r7, #0]
 80008de:	440b      	add	r3, r1
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	061b      	lsls	r3, r3, #24
 80008e4:	431a      	orrs	r2, r3
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	3304      	adds	r3, #4
 80008ee:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	683a      	ldr	r2, [r7, #0]
 80008f4:	4413      	add	r3, r2
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	461a      	mov	r2, r3
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	689a      	ldr	r2, [r3, #8]
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	3301      	adds	r3, #1
 8000906:	6839      	ldr	r1, [r7, #0]
 8000908:	440b      	add	r3, r1
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	021b      	lsls	r3, r3, #8
 800090e:	431a      	orrs	r2, r3
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	689a      	ldr	r2, [r3, #8]
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	3302      	adds	r3, #2
 800091c:	6839      	ldr	r1, [r7, #0]
 800091e:	440b      	add	r3, r1
 8000920:	781b      	ldrb	r3, [r3, #0]
 8000922:	041b      	lsls	r3, r3, #16
 8000924:	431a      	orrs	r2, r3
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	689a      	ldr	r2, [r3, #8]
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	3303      	adds	r3, #3
 8000932:	6839      	ldr	r1, [r7, #0]
 8000934:	440b      	add	r3, r1
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	061b      	lsls	r3, r3, #24
 800093a:	431a      	orrs	r2, r3
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	3304      	adds	r3, #4
 8000944:	60fb      	str	r3, [r7, #12]
     return offset;
 8000946:	68fb      	ldr	r3, [r7, #12]
    }
 8000948:	4618      	mov	r0, r3
 800094a:	3714      	adds	r7, #20
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr

08000954 <_ZN8std_msgs4Time7getTypeEv>:

    const char * getType(){ return "std_msgs/Time"; };
 8000954:	b480      	push	{r7}
 8000956:	b083      	sub	sp, #12
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	4b03      	ldr	r3, [pc, #12]	; (800096c <_ZN8std_msgs4Time7getTypeEv+0x18>)
 800095e:	4618      	mov	r0, r3
 8000960:	370c      	adds	r7, #12
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	08005094 	.word	0x08005094

08000970 <_ZN8std_msgs4Time6getMD5Ev>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
 8000978:	4b03      	ldr	r3, [pc, #12]	; (8000988 <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 800097a:	4618      	mov	r0, r3
 800097c:	370c      	adds	r7, #12
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	080050a4 	.word	0x080050a4

0800098c <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	4618      	mov	r0, r3
 8000998:	f7ff fef8 	bl	800078c <_ZN3ros3MsgC1Ev>
 800099c:	4a0b      	ldr	r2, [pc, #44]	; (80009cc <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	601a      	str	r2, [r3, #0]
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	2200      	movs	r2, #0
 80009a6:	809a      	strh	r2, [r3, #4]
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	4a09      	ldr	r2, [pc, #36]	; (80009d0 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80009ac:	609a      	str	r2, [r3, #8]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	4a07      	ldr	r2, [pc, #28]	; (80009d0 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80009b2:	60da      	str	r2, [r3, #12]
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	4a06      	ldr	r2, [pc, #24]	; (80009d0 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80009b8:	611a      	str	r2, [r3, #16]
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	2200      	movs	r2, #0
 80009be:	615a      	str	r2, [r3, #20]
    {
    }
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	4618      	mov	r0, r3
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	080052a0 	.word	0x080052a0
 80009d0:	080050c8 	.word	0x080050c8

080009d4 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b088      	sub	sp, #32
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
 80009dc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80009de:	2300      	movs	r3, #0
 80009e0:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	8899      	ldrh	r1, [r3, #4]
 80009e6:	69fb      	ldr	r3, [r7, #28]
 80009e8:	683a      	ldr	r2, [r7, #0]
 80009ea:	4413      	add	r3, r2
 80009ec:	b2ca      	uxtb	r2, r1
 80009ee:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	889b      	ldrh	r3, [r3, #4]
 80009f4:	0a1b      	lsrs	r3, r3, #8
 80009f6:	b299      	uxth	r1, r3
 80009f8:	69fb      	ldr	r3, [r7, #28]
 80009fa:	3301      	adds	r3, #1
 80009fc:	683a      	ldr	r2, [r7, #0]
 80009fe:	4413      	add	r3, r2
 8000a00:	b2ca      	uxtb	r2, r1
 8000a02:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 8000a04:	69fb      	ldr	r3, [r7, #28]
 8000a06:	3302      	adds	r3, #2
 8000a08:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	689b      	ldr	r3, [r3, #8]
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f7ff fbda 	bl	80001c8 <strlen>
 8000a14:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 8000a16:	69fb      	ldr	r3, [r7, #28]
 8000a18:	683a      	ldr	r2, [r7, #0]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	69b9      	ldr	r1, [r7, #24]
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f000 feb6 	bl	8001790 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8000a24:	69fb      	ldr	r3, [r7, #28]
 8000a26:	3304      	adds	r3, #4
 8000a28:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 8000a2a:	69fb      	ldr	r3, [r7, #28]
 8000a2c:	683a      	ldr	r2, [r7, #0]
 8000a2e:	18d0      	adds	r0, r2, r3
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	689b      	ldr	r3, [r3, #8]
 8000a34:	69ba      	ldr	r2, [r7, #24]
 8000a36:	4619      	mov	r1, r3
 8000a38:	f004 f9d8 	bl	8004dec <memcpy>
      offset += length_topic_name;
 8000a3c:	69fa      	ldr	r2, [r7, #28]
 8000a3e:	69bb      	ldr	r3, [r7, #24]
 8000a40:	4413      	add	r3, r2
 8000a42:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	68db      	ldr	r3, [r3, #12]
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f7ff fbbd 	bl	80001c8 <strlen>
 8000a4e:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8000a50:	69fb      	ldr	r3, [r7, #28]
 8000a52:	683a      	ldr	r2, [r7, #0]
 8000a54:	4413      	add	r3, r2
 8000a56:	6979      	ldr	r1, [r7, #20]
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f000 fe99 	bl	8001790 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8000a5e:	69fb      	ldr	r3, [r7, #28]
 8000a60:	3304      	adds	r3, #4
 8000a62:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8000a64:	69fb      	ldr	r3, [r7, #28]
 8000a66:	683a      	ldr	r2, [r7, #0]
 8000a68:	18d0      	adds	r0, r2, r3
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	68db      	ldr	r3, [r3, #12]
 8000a6e:	697a      	ldr	r2, [r7, #20]
 8000a70:	4619      	mov	r1, r3
 8000a72:	f004 f9bb 	bl	8004dec <memcpy>
      offset += length_message_type;
 8000a76:	69fa      	ldr	r2, [r7, #28]
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	4413      	add	r3, r2
 8000a7c:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	691b      	ldr	r3, [r3, #16]
 8000a82:	4618      	mov	r0, r3
 8000a84:	f7ff fba0 	bl	80001c8 <strlen>
 8000a88:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 8000a8a:	69fb      	ldr	r3, [r7, #28]
 8000a8c:	683a      	ldr	r2, [r7, #0]
 8000a8e:	4413      	add	r3, r2
 8000a90:	6939      	ldr	r1, [r7, #16]
 8000a92:	4618      	mov	r0, r3
 8000a94:	f000 fe7c 	bl	8001790 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8000a98:	69fb      	ldr	r3, [r7, #28]
 8000a9a:	3304      	adds	r3, #4
 8000a9c:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 8000a9e:	69fb      	ldr	r3, [r7, #28]
 8000aa0:	683a      	ldr	r2, [r7, #0]
 8000aa2:	18d0      	adds	r0, r2, r3
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	691b      	ldr	r3, [r3, #16]
 8000aa8:	693a      	ldr	r2, [r7, #16]
 8000aaa:	4619      	mov	r1, r3
 8000aac:	f004 f99e 	bl	8004dec <memcpy>
      offset += length_md5sum;
 8000ab0:	69fa      	ldr	r2, [r7, #28]
 8000ab2:	693b      	ldr	r3, [r7, #16]
 8000ab4:	4413      	add	r3, r2
 8000ab6:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	695b      	ldr	r3, [r3, #20]
 8000abc:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 8000abe:	68f9      	ldr	r1, [r7, #12]
 8000ac0:	69fb      	ldr	r3, [r7, #28]
 8000ac2:	683a      	ldr	r2, [r7, #0]
 8000ac4:	4413      	add	r3, r2
 8000ac6:	b2ca      	uxtb	r2, r1
 8000ac8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	0a19      	lsrs	r1, r3, #8
 8000ace:	69fb      	ldr	r3, [r7, #28]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	683a      	ldr	r2, [r7, #0]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	b2ca      	uxtb	r2, r1
 8000ad8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	0c19      	lsrs	r1, r3, #16
 8000ade:	69fb      	ldr	r3, [r7, #28]
 8000ae0:	3302      	adds	r3, #2
 8000ae2:	683a      	ldr	r2, [r7, #0]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	b2ca      	uxtb	r2, r1
 8000ae8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	0e19      	lsrs	r1, r3, #24
 8000aee:	69fb      	ldr	r3, [r7, #28]
 8000af0:	3303      	adds	r3, #3
 8000af2:	683a      	ldr	r2, [r7, #0]
 8000af4:	4413      	add	r3, r2
 8000af6:	b2ca      	uxtb	r2, r1
 8000af8:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 8000afa:	69fb      	ldr	r3, [r7, #28]
 8000afc:	3304      	adds	r3, #4
 8000afe:	61fb      	str	r3, [r7, #28]
      return offset;
 8000b00:	69fb      	ldr	r3, [r7, #28]
    }
 8000b02:	4618      	mov	r0, r3
 8000b04:	3720      	adds	r7, #32
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}

08000b0a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8000b0a:	b580      	push	{r7, lr}
 8000b0c:	b08a      	sub	sp, #40	; 0x28
 8000b0e:	af00      	add	r7, sp, #0
 8000b10:	6078      	str	r0, [r7, #4]
 8000b12:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 8000b18:	69bb      	ldr	r3, [r7, #24]
 8000b1a:	683a      	ldr	r2, [r7, #0]
 8000b1c:	4413      	add	r3, r2
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	b29a      	uxth	r2, r3
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	889b      	ldrh	r3, [r3, #4]
 8000b2a:	b21a      	sxth	r2, r3
 8000b2c:	69bb      	ldr	r3, [r7, #24]
 8000b2e:	3301      	adds	r3, #1
 8000b30:	6839      	ldr	r1, [r7, #0]
 8000b32:	440b      	add	r3, r1
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	021b      	lsls	r3, r3, #8
 8000b38:	b21b      	sxth	r3, r3
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	b21b      	sxth	r3, r3
 8000b3e:	b29a      	uxth	r2, r3
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 8000b44:	69bb      	ldr	r3, [r7, #24]
 8000b46:	3302      	adds	r3, #2
 8000b48:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 8000b4a:	69bb      	ldr	r3, [r7, #24]
 8000b4c:	683a      	ldr	r2, [r7, #0]
 8000b4e:	441a      	add	r2, r3
 8000b50:	f107 0314 	add.w	r3, r7, #20
 8000b54:	4611      	mov	r1, r2
 8000b56:	4618      	mov	r0, r3
 8000b58:	f000 fe38 	bl	80017cc <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8000b5c:	69bb      	ldr	r3, [r7, #24]
 8000b5e:	3304      	adds	r3, #4
 8000b60:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8000b62:	69bb      	ldr	r3, [r7, #24]
 8000b64:	627b      	str	r3, [r7, #36]	; 0x24
 8000b66:	69ba      	ldr	r2, [r7, #24]
 8000b68:	697b      	ldr	r3, [r7, #20]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b6e:	429a      	cmp	r2, r3
 8000b70:	d20c      	bcs.n	8000b8c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x82>
          inbuffer[k-1]=inbuffer[k];
 8000b72:	683a      	ldr	r2, [r7, #0]
 8000b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b76:	441a      	add	r2, r3
 8000b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b7a:	3b01      	subs	r3, #1
 8000b7c:	6839      	ldr	r1, [r7, #0]
 8000b7e:	440b      	add	r3, r1
 8000b80:	7812      	ldrb	r2, [r2, #0]
 8000b82:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8000b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b86:	3301      	adds	r3, #1
 8000b88:	627b      	str	r3, [r7, #36]	; 0x24
 8000b8a:	e7ec      	b.n	8000b66 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5c>
      }
      inbuffer[offset+length_topic_name-1]=0;
 8000b8c:	69ba      	ldr	r2, [r7, #24]
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	4413      	add	r3, r2
 8000b92:	3b01      	subs	r3, #1
 8000b94:	683a      	ldr	r2, [r7, #0]
 8000b96:	4413      	add	r3, r2
 8000b98:	2200      	movs	r2, #0
 8000b9a:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 8000b9c:	69bb      	ldr	r3, [r7, #24]
 8000b9e:	3b01      	subs	r3, #1
 8000ba0:	683a      	ldr	r2, [r7, #0]
 8000ba2:	441a      	add	r2, r3
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 8000ba8:	69ba      	ldr	r2, [r7, #24]
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	4413      	add	r3, r2
 8000bae:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 8000bb0:	69bb      	ldr	r3, [r7, #24]
 8000bb2:	683a      	ldr	r2, [r7, #0]
 8000bb4:	441a      	add	r2, r3
 8000bb6:	f107 0310 	add.w	r3, r7, #16
 8000bba:	4611      	mov	r1, r2
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f000 fe05 	bl	80017cc <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8000bc2:	69bb      	ldr	r3, [r7, #24]
 8000bc4:	3304      	adds	r3, #4
 8000bc6:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8000bc8:	69bb      	ldr	r3, [r7, #24]
 8000bca:	623b      	str	r3, [r7, #32]
 8000bcc:	69ba      	ldr	r2, [r7, #24]
 8000bce:	693b      	ldr	r3, [r7, #16]
 8000bd0:	4413      	add	r3, r2
 8000bd2:	6a3a      	ldr	r2, [r7, #32]
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	d20c      	bcs.n	8000bf2 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xe8>
          inbuffer[k-1]=inbuffer[k];
 8000bd8:	683a      	ldr	r2, [r7, #0]
 8000bda:	6a3b      	ldr	r3, [r7, #32]
 8000bdc:	441a      	add	r2, r3
 8000bde:	6a3b      	ldr	r3, [r7, #32]
 8000be0:	3b01      	subs	r3, #1
 8000be2:	6839      	ldr	r1, [r7, #0]
 8000be4:	440b      	add	r3, r1
 8000be6:	7812      	ldrb	r2, [r2, #0]
 8000be8:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8000bea:	6a3b      	ldr	r3, [r7, #32]
 8000bec:	3301      	adds	r3, #1
 8000bee:	623b      	str	r3, [r7, #32]
 8000bf0:	e7ec      	b.n	8000bcc <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc2>
      }
      inbuffer[offset+length_message_type-1]=0;
 8000bf2:	69ba      	ldr	r2, [r7, #24]
 8000bf4:	693b      	ldr	r3, [r7, #16]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	3b01      	subs	r3, #1
 8000bfa:	683a      	ldr	r2, [r7, #0]
 8000bfc:	4413      	add	r3, r2
 8000bfe:	2200      	movs	r2, #0
 8000c00:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 8000c02:	69bb      	ldr	r3, [r7, #24]
 8000c04:	3b01      	subs	r3, #1
 8000c06:	683a      	ldr	r2, [r7, #0]
 8000c08:	441a      	add	r2, r3
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 8000c0e:	69ba      	ldr	r2, [r7, #24]
 8000c10:	693b      	ldr	r3, [r7, #16]
 8000c12:	4413      	add	r3, r2
 8000c14:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 8000c16:	69bb      	ldr	r3, [r7, #24]
 8000c18:	683a      	ldr	r2, [r7, #0]
 8000c1a:	441a      	add	r2, r3
 8000c1c:	f107 030c 	add.w	r3, r7, #12
 8000c20:	4611      	mov	r1, r2
 8000c22:	4618      	mov	r0, r3
 8000c24:	f000 fdd2 	bl	80017cc <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	3304      	adds	r3, #4
 8000c2c:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	61fb      	str	r3, [r7, #28]
 8000c32:	69ba      	ldr	r2, [r7, #24]
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	4413      	add	r3, r2
 8000c38:	69fa      	ldr	r2, [r7, #28]
 8000c3a:	429a      	cmp	r2, r3
 8000c3c:	d20c      	bcs.n	8000c58 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x14e>
          inbuffer[k-1]=inbuffer[k];
 8000c3e:	683a      	ldr	r2, [r7, #0]
 8000c40:	69fb      	ldr	r3, [r7, #28]
 8000c42:	441a      	add	r2, r3
 8000c44:	69fb      	ldr	r3, [r7, #28]
 8000c46:	3b01      	subs	r3, #1
 8000c48:	6839      	ldr	r1, [r7, #0]
 8000c4a:	440b      	add	r3, r1
 8000c4c:	7812      	ldrb	r2, [r2, #0]
 8000c4e:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8000c50:	69fb      	ldr	r3, [r7, #28]
 8000c52:	3301      	adds	r3, #1
 8000c54:	61fb      	str	r3, [r7, #28]
 8000c56:	e7ec      	b.n	8000c32 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x128>
      }
      inbuffer[offset+length_md5sum-1]=0;
 8000c58:	69ba      	ldr	r2, [r7, #24]
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	4413      	add	r3, r2
 8000c5e:	3b01      	subs	r3, #1
 8000c60:	683a      	ldr	r2, [r7, #0]
 8000c62:	4413      	add	r3, r2
 8000c64:	2200      	movs	r2, #0
 8000c66:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 8000c68:	69bb      	ldr	r3, [r7, #24]
 8000c6a:	3b01      	subs	r3, #1
 8000c6c:	683a      	ldr	r2, [r7, #0]
 8000c6e:	441a      	add	r2, r3
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 8000c74:	69ba      	ldr	r2, [r7, #24]
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	4413      	add	r3, r2
 8000c7a:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	69ba      	ldr	r2, [r7, #24]
 8000c84:	6839      	ldr	r1, [r7, #0]
 8000c86:	440a      	add	r2, r1
 8000c88:	7812      	ldrb	r2, [r2, #0]
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8000c8e:	68ba      	ldr	r2, [r7, #8]
 8000c90:	69bb      	ldr	r3, [r7, #24]
 8000c92:	3301      	adds	r3, #1
 8000c94:	6839      	ldr	r1, [r7, #0]
 8000c96:	440b      	add	r3, r1
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	021b      	lsls	r3, r3, #8
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8000ca0:	68ba      	ldr	r2, [r7, #8]
 8000ca2:	69bb      	ldr	r3, [r7, #24]
 8000ca4:	3302      	adds	r3, #2
 8000ca6:	6839      	ldr	r1, [r7, #0]
 8000ca8:	440b      	add	r3, r1
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	041b      	lsls	r3, r3, #16
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8000cb2:	68ba      	ldr	r2, [r7, #8]
 8000cb4:	69bb      	ldr	r3, [r7, #24]
 8000cb6:	3303      	adds	r3, #3
 8000cb8:	6839      	ldr	r1, [r7, #0]
 8000cba:	440b      	add	r3, r1
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	061b      	lsls	r3, r3, #24
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 8000cc4:	68ba      	ldr	r2, [r7, #8]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 8000cca:	69bb      	ldr	r3, [r7, #24]
 8000ccc:	3304      	adds	r3, #4
 8000cce:	61bb      	str	r3, [r7, #24]
     return offset;
 8000cd0:	69bb      	ldr	r3, [r7, #24]
    }
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	3728      	adds	r7, #40	; 0x28
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
	...

08000cdc <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
 8000ce4:	4b03      	ldr	r3, [pc, #12]	; (8000cf4 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	370c      	adds	r7, #12
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	080050cc 	.word	0x080050cc

08000cf8 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 8000cf8:	b480      	push	{r7}
 8000cfa:	b083      	sub	sp, #12
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	4b03      	ldr	r3, [pc, #12]	; (8000d10 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 8000d02:	4618      	mov	r0, r3
 8000d04:	370c      	adds	r7, #12
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	080050e8 	.word	0x080050e8

08000d14 <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f7ff fd34 	bl	800078c <_ZN3ros3MsgC1Ev>
 8000d24:	4a06      	ldr	r2, [pc, #24]	; (8000d40 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	601a      	str	r2, [r3, #0]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	711a      	strb	r2, [r3, #4]
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	4a04      	ldr	r2, [pc, #16]	; (8000d44 <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 8000d34:	609a      	str	r2, [r3, #8]
    {
    }
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	4618      	mov	r0, r3
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	08005288 	.word	0x08005288
 8000d44:	080050c8 	.word	0x080050c8

08000d48 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b084      	sub	sp, #16
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000d52:	2300      	movs	r3, #0
 8000d54:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	683a      	ldr	r2, [r7, #0]
 8000d5a:	4413      	add	r3, r2
 8000d5c:	687a      	ldr	r2, [r7, #4]
 8000d5e:	7912      	ldrb	r2, [r2, #4]
 8000d60:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	3301      	adds	r3, #1
 8000d66:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	689b      	ldr	r3, [r3, #8]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff fa2b 	bl	80001c8 <strlen>
 8000d72:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	683a      	ldr	r2, [r7, #0]
 8000d78:	4413      	add	r3, r2
 8000d7a:	68b9      	ldr	r1, [r7, #8]
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f000 fd07 	bl	8001790 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	3304      	adds	r3, #4
 8000d86:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	683a      	ldr	r2, [r7, #0]
 8000d8c:	18d0      	adds	r0, r2, r3
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	689b      	ldr	r3, [r3, #8]
 8000d92:	68ba      	ldr	r2, [r7, #8]
 8000d94:	4619      	mov	r1, r3
 8000d96:	f004 f829 	bl	8004dec <memcpy>
      offset += length_msg;
 8000d9a:	68fa      	ldr	r2, [r7, #12]
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	4413      	add	r3, r2
 8000da0:	60fb      	str	r3, [r7, #12]
      return offset;
 8000da2:	68fb      	ldr	r3, [r7, #12]
    }
 8000da4:	4618      	mov	r0, r3
 8000da6:	3710      	adds	r7, #16
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b086      	sub	sp, #24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000db6:	2300      	movs	r3, #0
 8000db8:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 8000dba:	693b      	ldr	r3, [r7, #16]
 8000dbc:	683a      	ldr	r2, [r7, #0]
 8000dbe:	4413      	add	r3, r2
 8000dc0:	781a      	ldrb	r2, [r3, #0]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 8000dc6:	693b      	ldr	r3, [r7, #16]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	683a      	ldr	r2, [r7, #0]
 8000dd0:	441a      	add	r2, r3
 8000dd2:	f107 030c 	add.w	r3, r7, #12
 8000dd6:	4611      	mov	r1, r2
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f000 fcf7 	bl	80017cc <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8000dde:	693b      	ldr	r3, [r7, #16]
 8000de0:	3304      	adds	r3, #4
 8000de2:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8000de4:	693b      	ldr	r3, [r7, #16]
 8000de6:	617b      	str	r3, [r7, #20]
 8000de8:	693a      	ldr	r2, [r7, #16]
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	4413      	add	r3, r2
 8000dee:	697a      	ldr	r2, [r7, #20]
 8000df0:	429a      	cmp	r2, r3
 8000df2:	d20c      	bcs.n	8000e0e <_ZN14rosserial_msgs3Log11deserializeEPh+0x62>
          inbuffer[k-1]=inbuffer[k];
 8000df4:	683a      	ldr	r2, [r7, #0]
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	441a      	add	r2, r3
 8000dfa:	697b      	ldr	r3, [r7, #20]
 8000dfc:	3b01      	subs	r3, #1
 8000dfe:	6839      	ldr	r1, [r7, #0]
 8000e00:	440b      	add	r3, r1
 8000e02:	7812      	ldrb	r2, [r2, #0]
 8000e04:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	617b      	str	r3, [r7, #20]
 8000e0c:	e7ec      	b.n	8000de8 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3c>
      }
      inbuffer[offset+length_msg-1]=0;
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	4413      	add	r3, r2
 8000e14:	3b01      	subs	r3, #1
 8000e16:	683a      	ldr	r2, [r7, #0]
 8000e18:	4413      	add	r3, r2
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 8000e1e:	693b      	ldr	r3, [r7, #16]
 8000e20:	3b01      	subs	r3, #1
 8000e22:	683a      	ldr	r2, [r7, #0]
 8000e24:	441a      	add	r2, r3
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 8000e2a:	693a      	ldr	r2, [r7, #16]
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	4413      	add	r3, r2
 8000e30:	613b      	str	r3, [r7, #16]
     return offset;
 8000e32:	693b      	ldr	r3, [r7, #16]
    }
 8000e34:	4618      	mov	r0, r3
 8000e36:	3718      	adds	r7, #24
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}

08000e3c <_ZN14rosserial_msgs3Log7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/Log"; };
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
 8000e44:	4b03      	ldr	r3, [pc, #12]	; (8000e54 <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 8000e46:	4618      	mov	r0, r3
 8000e48:	370c      	adds	r7, #12
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	0800510c 	.word	0x0800510c

08000e58 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	4b03      	ldr	r3, [pc, #12]	; (8000e70 <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 8000e62:	4618      	mov	r0, r3
 8000e64:	370c      	adds	r7, #12
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	08005120 	.word	0x08005120

08000e74 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f7ff fc84 	bl	800078c <_ZN3ros3MsgC1Ev>
 8000e84:	4a0c      	ldr	r2, [pc, #48]	; (8000eb8 <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x44>)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	605a      	str	r2, [r3, #4]
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	2200      	movs	r2, #0
 8000e94:	60da      	str	r2, [r3, #12]
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	2200      	movs	r2, #0
 8000e9a:	611a      	str	r2, [r3, #16]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	619a      	str	r2, [r3, #24]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	61da      	str	r2, [r3, #28]
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2200      	movs	r2, #0
 8000eac:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	08005270 	.word	0x08005270

08000ebc <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b08a      	sub	sp, #40	; 0x28
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6859      	ldr	r1, [r3, #4]
 8000ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed0:	683a      	ldr	r2, [r7, #0]
 8000ed2:	4413      	add	r3, r2
 8000ed4:	b2ca      	uxtb	r2, r1
 8000ed6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	0a19      	lsrs	r1, r3, #8
 8000ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	683a      	ldr	r2, [r7, #0]
 8000ee4:	4413      	add	r3, r2
 8000ee6:	b2ca      	uxtb	r2, r1
 8000ee8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	0c19      	lsrs	r1, r3, #16
 8000ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ef2:	3302      	adds	r3, #2
 8000ef4:	683a      	ldr	r2, [r7, #0]
 8000ef6:	4413      	add	r3, r2
 8000ef8:	b2ca      	uxtb	r2, r1
 8000efa:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	0e19      	lsrs	r1, r3, #24
 8000f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f04:	3303      	adds	r3, #3
 8000f06:	683a      	ldr	r2, [r7, #0]
 8000f08:	4413      	add	r3, r2
 8000f0a:	b2ca      	uxtb	r2, r1
 8000f0c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8000f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f10:	3304      	adds	r3, #4
 8000f12:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8000f14:	2300      	movs	r3, #0
 8000f16:	623b      	str	r3, [r7, #32]
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	6a3a      	ldr	r2, [r7, #32]
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	d22b      	bcs.n	8000f7a <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	68da      	ldr	r2, [r3, #12]
 8000f26:	6a3b      	ldr	r3, [r7, #32]
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	4413      	add	r3, r2
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8000f30:	6939      	ldr	r1, [r7, #16]
 8000f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f34:	683a      	ldr	r2, [r7, #0]
 8000f36:	4413      	add	r3, r2
 8000f38:	b2ca      	uxtb	r2, r1
 8000f3a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	0a19      	lsrs	r1, r3, #8
 8000f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f42:	3301      	adds	r3, #1
 8000f44:	683a      	ldr	r2, [r7, #0]
 8000f46:	4413      	add	r3, r2
 8000f48:	b2ca      	uxtb	r2, r1
 8000f4a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	0c19      	lsrs	r1, r3, #16
 8000f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f52:	3302      	adds	r3, #2
 8000f54:	683a      	ldr	r2, [r7, #0]
 8000f56:	4413      	add	r3, r2
 8000f58:	b2ca      	uxtb	r2, r1
 8000f5a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8000f5c:	693b      	ldr	r3, [r7, #16]
 8000f5e:	0e19      	lsrs	r1, r3, #24
 8000f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f62:	3303      	adds	r3, #3
 8000f64:	683a      	ldr	r2, [r7, #0]
 8000f66:	4413      	add	r3, r2
 8000f68:	b2ca      	uxtb	r2, r1
 8000f6a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 8000f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f6e:	3304      	adds	r3, #4
 8000f70:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8000f72:	6a3b      	ldr	r3, [r7, #32]
 8000f74:	3301      	adds	r3, #1
 8000f76:	623b      	str	r3, [r7, #32]
 8000f78:	e7ce      	b.n	8000f18 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6919      	ldr	r1, [r3, #16]
 8000f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f80:	683a      	ldr	r2, [r7, #0]
 8000f82:	4413      	add	r3, r2
 8000f84:	b2ca      	uxtb	r2, r1
 8000f86:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	691b      	ldr	r3, [r3, #16]
 8000f8c:	0a19      	lsrs	r1, r3, #8
 8000f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f90:	3301      	adds	r3, #1
 8000f92:	683a      	ldr	r2, [r7, #0]
 8000f94:	4413      	add	r3, r2
 8000f96:	b2ca      	uxtb	r2, r1
 8000f98:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	691b      	ldr	r3, [r3, #16]
 8000f9e:	0c19      	lsrs	r1, r3, #16
 8000fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fa2:	3302      	adds	r3, #2
 8000fa4:	683a      	ldr	r2, [r7, #0]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	b2ca      	uxtb	r2, r1
 8000faa:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	691b      	ldr	r3, [r3, #16]
 8000fb0:	0e19      	lsrs	r1, r3, #24
 8000fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fb4:	3303      	adds	r3, #3
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	4413      	add	r3, r2
 8000fba:	b2ca      	uxtb	r2, r1
 8000fbc:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 8000fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fc0:	3304      	adds	r3, #4
 8000fc2:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	61fb      	str	r3, [r7, #28]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	691b      	ldr	r3, [r3, #16]
 8000fcc:	69fa      	ldr	r2, [r7, #28]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d22b      	bcs.n	800102a <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x16e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	699a      	ldr	r2, [r3, #24]
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	4413      	add	r3, r2
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 8000fe0:	68f9      	ldr	r1, [r7, #12]
 8000fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe4:	683a      	ldr	r2, [r7, #0]
 8000fe6:	4413      	add	r3, r2
 8000fe8:	b2ca      	uxtb	r2, r1
 8000fea:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	0a19      	lsrs	r1, r3, #8
 8000ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	683a      	ldr	r2, [r7, #0]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	b2ca      	uxtb	r2, r1
 8000ffa:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	0c19      	lsrs	r1, r3, #16
 8001000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001002:	3302      	adds	r3, #2
 8001004:	683a      	ldr	r2, [r7, #0]
 8001006:	4413      	add	r3, r2
 8001008:	b2ca      	uxtb	r2, r1
 800100a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	0e19      	lsrs	r1, r3, #24
 8001010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001012:	3303      	adds	r3, #3
 8001014:	683a      	ldr	r2, [r7, #0]
 8001016:	4413      	add	r3, r2
 8001018:	b2ca      	uxtb	r2, r1
 800101a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 800101c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800101e:	3304      	adds	r3, #4
 8001020:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	3301      	adds	r3, #1
 8001026:	61fb      	str	r3, [r7, #28]
 8001028:	e7ce      	b.n	8000fc8 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10c>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	69d9      	ldr	r1, [r3, #28]
 800102e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001030:	683a      	ldr	r2, [r7, #0]
 8001032:	4413      	add	r3, r2
 8001034:	b2ca      	uxtb	r2, r1
 8001036:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	69db      	ldr	r3, [r3, #28]
 800103c:	0a19      	lsrs	r1, r3, #8
 800103e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001040:	3301      	adds	r3, #1
 8001042:	683a      	ldr	r2, [r7, #0]
 8001044:	4413      	add	r3, r2
 8001046:	b2ca      	uxtb	r2, r1
 8001048:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	69db      	ldr	r3, [r3, #28]
 800104e:	0c19      	lsrs	r1, r3, #16
 8001050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001052:	3302      	adds	r3, #2
 8001054:	683a      	ldr	r2, [r7, #0]
 8001056:	4413      	add	r3, r2
 8001058:	b2ca      	uxtb	r2, r1
 800105a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	69db      	ldr	r3, [r3, #28]
 8001060:	0e19      	lsrs	r1, r3, #24
 8001062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001064:	3303      	adds	r3, #3
 8001066:	683a      	ldr	r2, [r7, #0]
 8001068:	4413      	add	r3, r2
 800106a:	b2ca      	uxtb	r2, r1
 800106c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 800106e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001070:	3304      	adds	r3, #4
 8001072:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8001074:	2300      	movs	r3, #0
 8001076:	61bb      	str	r3, [r7, #24]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	69db      	ldr	r3, [r3, #28]
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	429a      	cmp	r2, r3
 8001080:	d228      	bcs.n	80010d4 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x218>
      uint32_t length_stringsi = strlen(this->strings[i]);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001086:	69bb      	ldr	r3, [r7, #24]
 8001088:	009b      	lsls	r3, r3, #2
 800108a:	4413      	add	r3, r2
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff f89a 	bl	80001c8 <strlen>
 8001094:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 8001096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001098:	683a      	ldr	r2, [r7, #0]
 800109a:	4413      	add	r3, r2
 800109c:	6979      	ldr	r1, [r7, #20]
 800109e:	4618      	mov	r0, r3
 80010a0:	f000 fb76 	bl	8001790 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80010a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010a6:	3304      	adds	r3, #4
 80010a8:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 80010aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ac:	683a      	ldr	r2, [r7, #0]
 80010ae:	18d0      	adds	r0, r2, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010b4:	69bb      	ldr	r3, [r7, #24]
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	4413      	add	r3, r2
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	697a      	ldr	r2, [r7, #20]
 80010be:	4619      	mov	r1, r3
 80010c0:	f003 fe94 	bl	8004dec <memcpy>
      offset += length_stringsi;
 80010c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	4413      	add	r3, r2
 80010ca:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 80010cc:	69bb      	ldr	r3, [r7, #24]
 80010ce:	3301      	adds	r3, #1
 80010d0:	61bb      	str	r3, [r7, #24]
 80010d2:	e7d1      	b.n	8001078 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1bc>
      }
      return offset;
 80010d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80010d6:	4618      	mov	r0, r3
 80010d8:	3728      	adds	r7, #40	; 0x28
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80010de:	b580      	push	{r7, lr}
 80010e0:	b08e      	sub	sp, #56	; 0x38
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
 80010e6:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80010ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010ee:	683a      	ldr	r2, [r7, #0]
 80010f0:	4413      	add	r3, r2
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80010f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010f8:	3301      	adds	r3, #1
 80010fa:	683a      	ldr	r2, [r7, #0]
 80010fc:	4413      	add	r3, r2
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	021b      	lsls	r3, r3, #8
 8001102:	6a3a      	ldr	r2, [r7, #32]
 8001104:	4313      	orrs	r3, r2
 8001106:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8001108:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800110a:	3302      	adds	r3, #2
 800110c:	683a      	ldr	r2, [r7, #0]
 800110e:	4413      	add	r3, r2
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	041b      	lsls	r3, r3, #16
 8001114:	6a3a      	ldr	r2, [r7, #32]
 8001116:	4313      	orrs	r3, r2
 8001118:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 800111a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800111c:	3303      	adds	r3, #3
 800111e:	683a      	ldr	r2, [r7, #0]
 8001120:	4413      	add	r3, r2
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	061b      	lsls	r3, r3, #24
 8001126:	6a3a      	ldr	r2, [r7, #32]
 8001128:	4313      	orrs	r3, r2
 800112a:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 800112c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800112e:	3304      	adds	r3, #4
 8001130:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	6a3a      	ldr	r2, [r7, #32]
 8001138:	429a      	cmp	r2, r3
 800113a:	d90a      	bls.n	8001152 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	68da      	ldr	r2, [r3, #12]
 8001140:	6a3b      	ldr	r3, [r7, #32]
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	4619      	mov	r1, r3
 8001146:	4610      	mov	r0, r2
 8001148:	f003 fe64 	bl	8004e14 <realloc>
 800114c:	4602      	mov	r2, r0
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6a3a      	ldr	r2, [r7, #32]
 8001156:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8001158:	2300      	movs	r3, #0
 800115a:	633b      	str	r3, [r7, #48]	; 0x30
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001162:	429a      	cmp	r2, r3
 8001164:	d236      	bcs.n	80011d4 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8001166:	2300      	movs	r3, #0
 8001168:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800116e:	6839      	ldr	r1, [r7, #0]
 8001170:	440a      	add	r2, r1
 8001172:	7812      	ldrb	r2, [r2, #0]
 8001174:	4313      	orrs	r3, r2
 8001176:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001178:	697a      	ldr	r2, [r7, #20]
 800117a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800117c:	3301      	adds	r3, #1
 800117e:	6839      	ldr	r1, [r7, #0]
 8001180:	440b      	add	r3, r1
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	021b      	lsls	r3, r3, #8
 8001186:	4313      	orrs	r3, r2
 8001188:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800118a:	697a      	ldr	r2, [r7, #20]
 800118c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800118e:	3302      	adds	r3, #2
 8001190:	6839      	ldr	r1, [r7, #0]
 8001192:	440b      	add	r3, r1
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	041b      	lsls	r3, r3, #16
 8001198:	4313      	orrs	r3, r2
 800119a:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800119c:	697a      	ldr	r2, [r7, #20]
 800119e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011a0:	3303      	adds	r3, #3
 80011a2:	6839      	ldr	r1, [r7, #0]
 80011a4:	440b      	add	r3, r1
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	061b      	lsls	r3, r3, #24
 80011aa:	4313      	orrs	r3, r2
 80011ac:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 80011ae:	697a      	ldr	r2, [r7, #20]
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 80011b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011b6:	3304      	adds	r3, #4
 80011b8:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	68da      	ldr	r2, [r3, #12]
 80011be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	4413      	add	r3, r2
 80011c4:	687a      	ldr	r2, [r7, #4]
 80011c6:	3208      	adds	r2, #8
 80011c8:	6812      	ldr	r2, [r2, #0]
 80011ca:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 80011cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011ce:	3301      	adds	r3, #1
 80011d0:	633b      	str	r3, [r7, #48]	; 0x30
 80011d2:	e7c3      	b.n	800115c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x7e>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80011d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011d6:	683a      	ldr	r2, [r7, #0]
 80011d8:	4413      	add	r3, r2
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80011de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011e0:	3301      	adds	r3, #1
 80011e2:	683a      	ldr	r2, [r7, #0]
 80011e4:	4413      	add	r3, r2
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	021b      	lsls	r3, r3, #8
 80011ea:	69fa      	ldr	r2, [r7, #28]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80011f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011f2:	3302      	adds	r3, #2
 80011f4:	683a      	ldr	r2, [r7, #0]
 80011f6:	4413      	add	r3, r2
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	041b      	lsls	r3, r3, #16
 80011fc:	69fa      	ldr	r2, [r7, #28]
 80011fe:	4313      	orrs	r3, r2
 8001200:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8001202:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001204:	3303      	adds	r3, #3
 8001206:	683a      	ldr	r2, [r7, #0]
 8001208:	4413      	add	r3, r2
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	061b      	lsls	r3, r3, #24
 800120e:	69fa      	ldr	r2, [r7, #28]
 8001210:	4313      	orrs	r3, r2
 8001212:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8001214:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001216:	3304      	adds	r3, #4
 8001218:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	691b      	ldr	r3, [r3, #16]
 800121e:	69fa      	ldr	r2, [r7, #28]
 8001220:	429a      	cmp	r2, r3
 8001222:	d90a      	bls.n	800123a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	699a      	ldr	r2, [r3, #24]
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	4619      	mov	r1, r3
 800122e:	4610      	mov	r0, r2
 8001230:	f003 fdf0 	bl	8004e14 <realloc>
 8001234:	4602      	mov	r2, r0
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	69fa      	ldr	r2, [r7, #28]
 800123e:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8001240:	2300      	movs	r3, #0
 8001242:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	691b      	ldr	r3, [r3, #16]
 8001248:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800124a:	429a      	cmp	r2, r3
 800124c:	d236      	bcs.n	80012bc <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1de>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 800124e:	2300      	movs	r3, #0
 8001250:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001256:	6839      	ldr	r1, [r7, #0]
 8001258:	440a      	add	r2, r1
 800125a:	7812      	ldrb	r2, [r2, #0]
 800125c:	4313      	orrs	r3, r2
 800125e:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001260:	693a      	ldr	r2, [r7, #16]
 8001262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001264:	3301      	adds	r3, #1
 8001266:	6839      	ldr	r1, [r7, #0]
 8001268:	440b      	add	r3, r1
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	021b      	lsls	r3, r3, #8
 800126e:	4313      	orrs	r3, r2
 8001270:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001272:	693a      	ldr	r2, [r7, #16]
 8001274:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001276:	3302      	adds	r3, #2
 8001278:	6839      	ldr	r1, [r7, #0]
 800127a:	440b      	add	r3, r1
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	041b      	lsls	r3, r3, #16
 8001280:	4313      	orrs	r3, r2
 8001282:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001284:	693a      	ldr	r2, [r7, #16]
 8001286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001288:	3303      	adds	r3, #3
 800128a:	6839      	ldr	r1, [r7, #0]
 800128c:	440b      	add	r3, r1
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	061b      	lsls	r3, r3, #24
 8001292:	4313      	orrs	r3, r2
 8001294:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 8001296:	693a      	ldr	r2, [r7, #16]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 800129c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800129e:	3304      	adds	r3, #4
 80012a0:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	699a      	ldr	r2, [r3, #24]
 80012a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	4413      	add	r3, r2
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	3214      	adds	r2, #20
 80012b0:	6812      	ldr	r2, [r2, #0]
 80012b2:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 80012b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012b6:	3301      	adds	r3, #1
 80012b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012ba:	e7c3      	b.n	8001244 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x166>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80012bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012be:	683a      	ldr	r2, [r7, #0]
 80012c0:	4413      	add	r3, r2
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80012c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012c8:	3301      	adds	r3, #1
 80012ca:	683a      	ldr	r2, [r7, #0]
 80012cc:	4413      	add	r3, r2
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	021b      	lsls	r3, r3, #8
 80012d2:	69ba      	ldr	r2, [r7, #24]
 80012d4:	4313      	orrs	r3, r2
 80012d6:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80012d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012da:	3302      	adds	r3, #2
 80012dc:	683a      	ldr	r2, [r7, #0]
 80012de:	4413      	add	r3, r2
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	041b      	lsls	r3, r3, #16
 80012e4:	69ba      	ldr	r2, [r7, #24]
 80012e6:	4313      	orrs	r3, r2
 80012e8:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 80012ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012ec:	3303      	adds	r3, #3
 80012ee:	683a      	ldr	r2, [r7, #0]
 80012f0:	4413      	add	r3, r2
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	061b      	lsls	r3, r3, #24
 80012f6:	69ba      	ldr	r2, [r7, #24]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 80012fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012fe:	3304      	adds	r3, #4
 8001300:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	69db      	ldr	r3, [r3, #28]
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	429a      	cmp	r2, r3
 800130a:	d90a      	bls.n	8001322 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	4619      	mov	r1, r3
 8001316:	4610      	mov	r0, r2
 8001318:	f003 fd7c 	bl	8004e14 <realloc>
 800131c:	4602      	mov	r2, r0
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8001328:	2300      	movs	r3, #0
 800132a:	62bb      	str	r3, [r7, #40]	; 0x28
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	69db      	ldr	r3, [r3, #28]
 8001330:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001332:	429a      	cmp	r2, r3
 8001334:	d23f      	bcs.n	80013b6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2d8>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8001336:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001338:	683a      	ldr	r2, [r7, #0]
 800133a:	441a      	add	r2, r3
 800133c:	f107 030c 	add.w	r3, r7, #12
 8001340:	4611      	mov	r1, r2
 8001342:	4618      	mov	r0, r3
 8001344:	f000 fa42 	bl	80017cc <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800134a:	3304      	adds	r3, #4
 800134c:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 800134e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001350:	627b      	str	r3, [r7, #36]	; 0x24
 8001352:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	4413      	add	r3, r2
 8001358:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800135a:	429a      	cmp	r2, r3
 800135c:	d20c      	bcs.n	8001378 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x29a>
          inbuffer[k-1]=inbuffer[k];
 800135e:	683a      	ldr	r2, [r7, #0]
 8001360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001362:	441a      	add	r2, r3
 8001364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001366:	3b01      	subs	r3, #1
 8001368:	6839      	ldr	r1, [r7, #0]
 800136a:	440b      	add	r3, r1
 800136c:	7812      	ldrb	r2, [r2, #0]
 800136e:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8001370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001372:	3301      	adds	r3, #1
 8001374:	627b      	str	r3, [r7, #36]	; 0x24
 8001376:	e7ec      	b.n	8001352 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x274>
      }
      inbuffer[offset+length_st_strings-1]=0;
 8001378:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	4413      	add	r3, r2
 800137e:	3b01      	subs	r3, #1
 8001380:	683a      	ldr	r2, [r7, #0]
 8001382:	4413      	add	r3, r2
 8001384:	2200      	movs	r2, #0
 8001386:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 8001388:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800138a:	3b01      	subs	r3, #1
 800138c:	683a      	ldr	r2, [r7, #0]
 800138e:	441a      	add	r2, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8001394:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	4413      	add	r3, r2
 800139a:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	4413      	add	r3, r2
 80013a6:	687a      	ldr	r2, [r7, #4]
 80013a8:	3220      	adds	r2, #32
 80013aa:	6812      	ldr	r2, [r2, #0]
 80013ac:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 80013ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013b0:	3301      	adds	r3, #1
 80013b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80013b4:	e7ba      	b.n	800132c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x24e>
      }
     return offset;
 80013b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 80013b8:	4618      	mov	r0, r3
 80013ba:	3738      	adds	r7, #56	; 0x38
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}

080013c0 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    const char * getType(){ return REQUESTPARAM; };
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	4b03      	ldr	r3, [pc, #12]	; (80013d8 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 80013ca:	4618      	mov	r0, r3
 80013cc:	370c      	adds	r7, #12
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	080051dc 	.word	0x080051dc

080013dc <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	4b03      	ldr	r3, [pc, #12]	; (80013f4 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 80013e6:	4618      	mov	r0, r3
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	08005144 	.word	0x08005144

080013f8 <_ZN3ros9Publisher15getEndpointTypeEv>:

  int publish(const Msg * msg)
  {
    return nh_->publish(id_, msg);
  };
  int getEndpointType()
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	691b      	ldr	r3, [r3, #16]
  }
 8001404:	4618      	mov	r0, r3
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 512;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	425b      	negs	r3, r3
 8001424:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001428:	4618      	mov	r0, r3
 800142a:	370c      	adds	r7, #12
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr

08001434 <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 512;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
      huart(&huart2), rind(0), twind(0), tfind(0){
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4a0a      	ldr	r2, [pc, #40]	; (8001468 <_ZN13STM32HardwareC1Ev+0x34>)
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2200      	movs	r2, #0
 8001446:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2200      	movs	r2, #0
 8001456:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    }
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4618      	mov	r0, r3
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr
 8001468:	20000ab4 	.word	0x20000ab4

0800146c <_ZN13STM32Hardware4initEv>:

    STM32Hardware(UART_HandleTypeDef *huart_):
      huart(huart_), rind(0), twind(0), tfind(0){
    }
  
    void init(){
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
      reset_rbuf();
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f000 f804 	bl	8001482 <_ZN13STM32Hardware10reset_rbufEv>
    }
 800147a:	bf00      	nop
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}

08001482 <_ZN13STM32Hardware10reset_rbufEv>:

    void reset_rbuf(void){
 8001482:	b580      	push	{r7, lr}
 8001484:	b082      	sub	sp, #8
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(huart, rbuf, rbuflen);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6818      	ldr	r0, [r3, #0]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	3304      	adds	r3, #4
 8001492:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001496:	4619      	mov	r1, r3
 8001498:	f002 fd4e 	bl	8003f38 <HAL_UART_Receive_DMA>
    }
 800149c:	bf00      	nop
 800149e:	3708      	adds	r7, #8
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <_ZN13STM32Hardware4readEv>:

    int read(){
 80014a4:	b590      	push	{r4, r7, lr}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
      int c = -1;
 80014ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014b0:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f7ff ffa9 	bl	8001410 <_ZN13STM32Hardware10getRdmaIndEv>
 80014be:	4603      	mov	r3, r0
 80014c0:	429c      	cmp	r4, r3
 80014c2:	bf14      	ite	ne
 80014c4:	2301      	movne	r3, #1
 80014c6:	2300      	moveq	r3, #0
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d012      	beq.n	80014f4 <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80014d4:	1c59      	adds	r1, r3, #1
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	4413      	add	r3, r2
 80014e0:	791b      	ldrb	r3, [r3, #4]
 80014e2:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80014ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      }
      return c;
 80014f4:	68fb      	ldr	r3, [r7, #12]
    }
 80014f6:	4618      	mov	r0, r3
 80014f8:	3714      	adds	r7, #20
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd90      	pop	{r4, r7, pc}
	...

08001500 <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001510:	b2db      	uxtb	r3, r3
 8001512:	2b20      	cmp	r3, #32
 8001514:	d108      	bne.n	8001528 <_ZN13STM32Hardware5flushEv+0x28>
 8001516:	4b28      	ldr	r3, [pc, #160]	; (80015b8 <_ZN13STM32Hardware5flushEv+0xb8>)
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	f083 0301 	eor.w	r3, r3, #1
 800151e:	b2db      	uxtb	r3, r3
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <_ZN13STM32Hardware5flushEv+0x28>
 8001524:	2301      	movs	r3, #1
 8001526:	e000      	b.n	800152a <_ZN13STM32Hardware5flushEv+0x2a>
 8001528:	2300      	movs	r3, #0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d03f      	beq.n	80015ae <_ZN13STM32Hardware5flushEv+0xae>
        mutex = true;
 800152e:	4b22      	ldr	r3, [pc, #136]	; (80015b8 <_ZN13STM32Hardware5flushEv+0xb8>)
 8001530:	2201      	movs	r2, #1
 8001532:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001540:	429a      	cmp	r2, r3
 8001542:	d031      	beq.n	80015a8 <_ZN13STM32Hardware5flushEv+0xa8>
          uint16_t len = tfind < twind ? twind - tfind : tbuflen - tfind;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001550:	429a      	cmp	r2, r3
 8001552:	d20a      	bcs.n	800156a <_ZN13STM32Hardware5flushEv+0x6a>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 800155a:	b29a      	uxth	r2, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001562:	b29b      	uxth	r3, r3
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	b29b      	uxth	r3, r3
 8001568:	e006      	b.n	8001578 <_ZN13STM32Hardware5flushEv+0x78>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001570:	b29b      	uxth	r3, r3
 8001572:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8001576:	b29b      	uxth	r3, r3
 8001578:	81fb      	strh	r3, [r7, #14]
          HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6818      	ldr	r0, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001584:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001588:	687a      	ldr	r2, [r7, #4]
 800158a:	4413      	add	r3, r2
 800158c:	89fa      	ldrh	r2, [r7, #14]
 800158e:	4619      	mov	r1, r3
 8001590:	f002 fc66 	bl	8003e60 <HAL_UART_Transmit_DMA>
          tfind = (tfind + len) & (tbuflen - 1);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 800159a:	89fb      	ldrh	r3, [r7, #14]
 800159c:	4413      	add	r3, r2
 800159e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
        }
        mutex = false;
 80015a8:	4b03      	ldr	r3, [pc, #12]	; (80015b8 <_ZN13STM32Hardware5flushEv+0xb8>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	701a      	strb	r2, [r3, #0]
      }
    }
 80015ae:	bf00      	nop
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	20000090 	.word	0x20000090

080015bc <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 80015bc:	b580      	push	{r7, lr}
 80015be:	b086      	sub	sp, #24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	60b9      	str	r1, [r7, #8]
 80015c6:	607a      	str	r2, [r7, #4]
      int n = length;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	617b      	str	r3, [r7, #20]
      n = n <= tbuflen ? n : tbuflen;
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80015d2:	bfa8      	it	ge
 80015d4:	f44f 7300 	movge.w	r3, #512	; 0x200
 80015d8:	617b      	str	r3, [r7, #20]

      int n_tail = n <= tbuflen - twind ? n : tbuflen - twind;
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80015e0:	f5c3 7200 	rsb	r2, r3, #512	; 0x200
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	4293      	cmp	r3, r2
 80015e8:	bf28      	it	cs
 80015ea:	4613      	movcs	r3, r2
 80015ec:	613b      	str	r3, [r7, #16]
      memcpy(&(tbuf[twind]), data, n_tail);
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80015f4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80015f8:	68fa      	ldr	r2, [r7, #12]
 80015fa:	4413      	add	r3, r2
 80015fc:	693a      	ldr	r2, [r7, #16]
 80015fe:	68b9      	ldr	r1, [r7, #8]
 8001600:	4618      	mov	r0, r3
 8001602:	f003 fbf3 	bl	8004dec <memcpy>
      twind = (twind + n) & (tbuflen - 1);
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	4413      	add	r3, r2
 8001610:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

      if(n != n_tail){
 800161a:	697a      	ldr	r2, [r7, #20]
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	429a      	cmp	r2, r3
 8001620:	d00b      	beq.n	800163a <_ZN13STM32Hardware5writeEPhi+0x7e>
        memcpy(tbuf, &(data[n_tail]), n - n_tail);
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	f503 7002 	add.w	r0, r3, #520	; 0x208
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	68ba      	ldr	r2, [r7, #8]
 800162c:	18d1      	adds	r1, r2, r3
 800162e:	697a      	ldr	r2, [r7, #20]
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	461a      	mov	r2, r3
 8001636:	f003 fbd9 	bl	8004dec <memcpy>
      }

      flush();
 800163a:	68f8      	ldr	r0, [r7, #12]
 800163c:	f7ff ff60 	bl	8001500 <_ZN13STM32Hardware5flushEv>
    }
 8001640:	bf00      	nop
 8001642:	3718      	adds	r7, #24
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}

08001648 <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
 8001650:	f001 f8b8 	bl	80027c4 <HAL_GetTick>
 8001654:	4603      	mov	r3, r0
 8001656:	4618      	mov	r0, r3
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
	...

08001660 <_ZN8std_msgs5EmptyC1Ev>:

  class Empty : public ros::Msg
  {
    public:

    Empty()
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
    {
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff f88e 	bl	800078c <_ZN3ros3MsgC1Ev>
 8001670:	4a03      	ldr	r2, [pc, #12]	; (8001680 <_ZN8std_msgs5EmptyC1Ev+0x20>)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	601a      	str	r2, [r3, #0]
    }
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4618      	mov	r0, r3
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	0800522c 	.word	0x0800522c

08001684 <_ZNK8std_msgs5Empty9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800168e:	2300      	movs	r3, #0
 8001690:	60fb      	str	r3, [r7, #12]
      return offset;
 8001692:	68fb      	ldr	r3, [r7, #12]
    }
 8001694:	4618      	mov	r0, r3
 8001696:	3714      	adds	r7, #20
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr

080016a0 <_ZN8std_msgs5Empty11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80016a0:	b480      	push	{r7}
 80016a2:	b085      	sub	sp, #20
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80016aa:	2300      	movs	r3, #0
 80016ac:	60fb      	str	r3, [r7, #12]
     return offset;
 80016ae:	68fb      	ldr	r3, [r7, #12]
    }
 80016b0:	4618      	mov	r0, r3
 80016b2:	3714      	adds	r7, #20
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr

080016bc <_ZN8std_msgs5Empty7getTypeEv>:

    const char * getType(){ return "std_msgs/Empty"; };
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	4b03      	ldr	r3, [pc, #12]	; (80016d4 <_ZN8std_msgs5Empty7getTypeEv+0x18>)
 80016c6:	4618      	mov	r0, r3
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	08005168 	.word	0x08005168

080016d8 <_ZN8std_msgs5Empty6getMD5Ev>:
    const char * getMD5(){ return "d41d8cd98f00b204e9800998ecf8427e"; };
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	4b03      	ldr	r3, [pc, #12]	; (80016f0 <_ZN8std_msgs5Empty6getMD5Ev+0x18>)
 80016e2:	4618      	mov	r0, r3
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	08005178 	.word	0x08005178

080016f4 <HAL_UART_TxCpltCallback>:
ros::NodeHandle nh;

void ledCallback(const std_msgs::Empty& msg);
ros::Subscriber<std_msgs::Empty> ledSub("led", &ledCallback);

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  nh.getHardware()->flush();
 80016fc:	4805      	ldr	r0, [pc, #20]	; (8001714 <HAL_UART_TxCpltCallback+0x20>)
 80016fe:	f000 f94f 	bl	80019a0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 8001702:	4603      	mov	r3, r0
 8001704:	4618      	mov	r0, r3
 8001706:	f7ff fefb 	bl	8001500 <_ZN13STM32Hardware5flushEv>
}
 800170a:	bf00      	nop
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000094 	.word	0x20000094

08001718 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  nh.getHardware()->reset_rbuf();
 8001720:	4805      	ldr	r0, [pc, #20]	; (8001738 <HAL_UART_RxCpltCallback+0x20>)
 8001722:	f000 f93d 	bl	80019a0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 8001726:	4603      	mov	r3, r0
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff feaa 	bl	8001482 <_ZN13STM32Hardware10reset_rbufEv>
}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	20000094 	.word	0x20000094

0800173c <setup>:

void setup() {
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
	nh.initNode();
 8001740:	4804      	ldr	r0, [pc, #16]	; (8001754 <setup+0x18>)
 8001742:	f000 f939 	bl	80019b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>
	nh.subscribe(ledSub);
 8001746:	4904      	ldr	r1, [pc, #16]	; (8001758 <setup+0x1c>)
 8001748:	4802      	ldr	r0, [pc, #8]	; (8001754 <setup+0x18>)
 800174a:	f000 f952 	bl	80019f2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs5EmptyEvEEEEbRT_>
}
 800174e:	bf00      	nop
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	20000094 	.word	0x20000094
 8001758:	200009d0 	.word	0x200009d0

0800175c <loop>:

void loop() {
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
	nh.spinOnce();
 8001760:	4803      	ldr	r0, [pc, #12]	; (8001770 <loop+0x14>)
 8001762:	f000 f971 	bl	8001a48 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>
	HAL_Delay(50);
 8001766:	2032      	movs	r0, #50	; 0x32
 8001768:	f001 f838 	bl	80027dc <HAL_Delay>
	//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
}
 800176c:	bf00      	nop
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20000094 	.word	0x20000094

08001774 <_Z11ledCallbackRKN8std_msgs5EmptyE>:

void ledCallback(const std_msgs::Empty& msg) {
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 800177c:	2102      	movs	r1, #2
 800177e:	4803      	ldr	r0, [pc, #12]	; (800178c <_Z11ledCallbackRKN8std_msgs5EmptyE+0x18>)
 8001780:	f001 fea3 	bl	80034ca <HAL_GPIO_TogglePin>
}
 8001784:	bf00      	nop
 8001786:	3708      	adds	r7, #8
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40020000 	.word	0x40020000

08001790 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 800179a:	2300      	movs	r3, #0
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	2b03      	cmp	r3, #3
 80017a2:	d80d      	bhi.n	80017c0 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x30>
      arr[i] = (var >> (8 * i));
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	00db      	lsls	r3, r3, #3
 80017a8:	683a      	ldr	r2, [r7, #0]
 80017aa:	fa22 f103 	lsr.w	r1, r2, r3
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	4413      	add	r3, r2
 80017b4:	b2ca      	uxtb	r2, r1
 80017b6:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	3301      	adds	r3, #1
 80017bc:	60fb      	str	r3, [r7, #12]
 80017be:	e7ee      	b.n	800179e <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0xe>
  }
 80017c0:	bf00      	nop
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr

080017cc <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 80017cc:	b480      	push	{r7}
 80017ce:	b085      	sub	sp, #20
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80017dc:	2300      	movs	r3, #0
 80017de:	60fb      	str	r3, [r7, #12]
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	2b03      	cmp	r3, #3
 80017e4:	d811      	bhi.n	800180a <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x3e>
      var |= (arr[i] << (8 * i));
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	6839      	ldr	r1, [r7, #0]
 80017ec:	68fa      	ldr	r2, [r7, #12]
 80017ee:	440a      	add	r2, r1
 80017f0:	7812      	ldrb	r2, [r2, #0]
 80017f2:	4611      	mov	r1, r2
 80017f4:	68fa      	ldr	r2, [r7, #12]
 80017f6:	00d2      	lsls	r2, r2, #3
 80017f8:	fa01 f202 	lsl.w	r2, r1, r2
 80017fc:	431a      	orrs	r2, r3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	3301      	adds	r3, #1
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	e7ea      	b.n	80017e0 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x14>
  }
 800180a:	bf00      	nop
 800180c:	3714      	adds	r7, #20
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
	...

08001818 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	4a04      	ldr	r2, [pc, #16]	; (8001834 <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4618      	mov	r0, r3
 800182a:	370c      	adds	r7, #12
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr
 8001834:	0800525c 	.word	0x0800525c

08001838 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:

  /*
   * Setup Functions
   */
public:
  NodeHandle_() : configured_(false)
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff ffe8 	bl	8001818 <_ZN3ros15NodeHandleBase_C1Ev>
 8001848:	4a3a      	ldr	r2, [pc, #232]	; (8001934 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xfc>)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	601a      	str	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	3304      	adds	r3, #4
 8001852:	4618      	mov	r0, r3
 8001854:	f7ff fdee 	bl	8001434 <_ZN13STM32HardwareC1Ev>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2200      	movs	r2, #0
 800185c:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f603 1314 	addw	r3, r3, #2324	; 0x914
 8001866:	4618      	mov	r0, r3
 8001868:	f7ff fb04 	bl	8000e74 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
  {

    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 800186c:	2300      	movs	r3, #0
 800186e:	617b      	str	r3, [r7, #20]
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	2b18      	cmp	r3, #24
 8001874:	d80b      	bhi.n	800188e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x56>
      publishers[i] = 0;
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	4413      	add	r3, r2
 8001882:	2200      	movs	r2, #0
 8001884:	605a      	str	r2, [r3, #4]
    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	3301      	adds	r3, #1
 800188a:	617b      	str	r3, [r7, #20]
 800188c:	e7f0      	b.n	8001870 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x38>

    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 800188e:	2300      	movs	r3, #0
 8001890:	613b      	str	r3, [r7, #16]
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	2b18      	cmp	r3, #24
 8001896:	d80a      	bhi.n	80018ae <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x76>
      subscribers[i] = 0;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	693a      	ldr	r2, [r7, #16]
 800189c:	f202 2222 	addw	r2, r2, #546	; 0x222
 80018a0:	2100      	movs	r1, #0
 80018a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	3301      	adds	r3, #1
 80018aa:	613b      	str	r3, [r7, #16]
 80018ac:	e7f1      	b.n	8001892 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x5a>

    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80018b8:	d20a      	bcs.n	80018d0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x98>
      message_in[i] = 0;
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	4413      	add	r3, r2
 80018c0:	f203 4324 	addw	r3, r3, #1060	; 0x424
 80018c4:	2200      	movs	r2, #0
 80018c6:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	3301      	adds	r3, #1
 80018cc:	60fb      	str	r3, [r7, #12]
 80018ce:	e7f0      	b.n	80018b2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x7a>

    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 80018d0:	2300      	movs	r3, #0
 80018d2:	60bb      	str	r3, [r7, #8]
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80018da:	d20a      	bcs.n	80018f2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xba>
      message_out[i] = 0;
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	4413      	add	r3, r2
 80018e2:	f203 6324 	addw	r3, r3, #1572	; 0x624
 80018e6:	2200      	movs	r2, #0
 80018e8:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	3301      	adds	r3, #1
 80018ee:	60bb      	str	r3, [r7, #8]
 80018f0:	e7f0      	b.n	80018d4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x9c>

    req_param_resp.ints_length = 0;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2200      	movs	r2, #0
 80018f6:	f8c3 2918 	str.w	r2, [r3, #2328]	; 0x918
    req_param_resp.ints = NULL;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2200      	movs	r2, #0
 80018fe:	f8c3 2920 	str.w	r2, [r3, #2336]	; 0x920
    req_param_resp.floats_length = 0;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	f8c3 2924 	str.w	r2, [r3, #2340]	; 0x924
    req_param_resp.floats = NULL;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2200      	movs	r2, #0
 800190e:	f8c3 292c 	str.w	r2, [r3, #2348]	; 0x92c
    req_param_resp.ints_length = 0;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2200      	movs	r2, #0
 8001916:	f8c3 2918 	str.w	r2, [r3, #2328]	; 0x918
    req_param_resp.ints = NULL;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2200      	movs	r2, #0
 800191e:	f8c3 2920 	str.w	r2, [r3, #2336]	; 0x920

    spin_timeout_ = 0;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2200      	movs	r2, #0
 8001926:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
  }
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4618      	mov	r0, r3
 800192e:	3718      	adds	r7, #24
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	08005218 	.word	0x08005218

08001938 <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	4a04      	ldr	r2, [pc, #16]	; (8001954 <_ZN3ros11Subscriber_C1Ev+0x1c>)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4618      	mov	r0, r3
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr
 8001954:	08005244 	.word	0x08005244

08001958 <_ZN3ros10SubscriberIN8std_msgs5EmptyEvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	607a      	str	r2, [r7, #4]
 8001964:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff ffe5 	bl	8001938 <_ZN3ros11Subscriber_C1Ev>
 800196e:	4a0b      	ldr	r2, [pc, #44]	; (800199c <_ZN3ros10SubscriberIN8std_msgs5EmptyEvEC1EPKcPFvRKS2_Ei+0x44>)
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	330c      	adds	r3, #12
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff fe71 	bl	8001660 <_ZN8std_msgs5EmptyC1Ev>
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	687a      	ldr	r2, [r7, #4]
 8001982:	611a      	str	r2, [r3, #16]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	683a      	ldr	r2, [r7, #0]
 8001988:	615a      	str	r2, [r3, #20]
  {
    topic_ = topic_name;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	68ba      	ldr	r2, [r7, #8]
 800198e:	609a      	str	r2, [r3, #8]
  };
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	4618      	mov	r0, r3
 8001994:	3710      	adds	r7, #16
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	08005200 	.word	0x08005200

080019a0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>:

  Hardware* getHardware()
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  {
    return &hardware_;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	3304      	adds	r3, #4
  }
 80019ac:	4618      	mov	r0, r3
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:

  /* Start serial, initialize buffers */
  void initNode()
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	3304      	adds	r3, #4
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7ff fd51 	bl	800146c <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2200      	movs	r2, #0
 80019ce:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
    bytes_ = 0;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2200      	movs	r2, #0
 80019d6:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
    index_ = 0;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2200      	movs	r2, #0
 80019de:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
    topic_ = 0;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
  };
 80019ea:	bf00      	nop
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs5EmptyEvEEEEbRT_>:
    return false;
  }

  /* Register a new subscriber */
  template<typename SubscriberT>
  bool subscribe(SubscriberT& s)
 80019f2:	b480      	push	{r7}
 80019f4:	b085      	sub	sp, #20
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
 80019fa:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 80019fc:	2300      	movs	r3, #0
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2b18      	cmp	r3, #24
 8001a04:	dc19      	bgt.n	8001a3a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs5EmptyEvEEEEbRT_+0x48>
    {
      if (subscribers[i] == 0) // empty slot
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	68fa      	ldr	r2, [r7, #12]
 8001a0a:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001a0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d10d      	bne.n	8001a32 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs5EmptyEvEEEEbRT_+0x40>
      {
        subscribers[i] = static_cast<Subscriber_*>(&s);
 8001a16:	6839      	ldr	r1, [r7, #0]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	68fa      	ldr	r2, [r7, #12]
 8001a1c:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001a20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        s.id_ = i + 100;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
        return true;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e004      	b.n	8001a3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs5EmptyEvEEEEbRT_+0x4a>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	3301      	adds	r3, #1
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	e7e2      	b.n	8001a00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeINS_10SubscriberIN8std_msgs5EmptyEvEEEEbRT_+0xe>
      }
    }
    return false;
 8001a3a:	2300      	movs	r3, #0
  }
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  virtual int spinOnce()
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	3304      	adds	r3, #4
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff fdf7 	bl	8001648 <_ZN13STM32Hardware4timeEv>
 8001a5a:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f8d3 3908 	ldr.w	r3, [r3, #2312]	; 0x908
 8001a62:	68fa      	ldr	r2, [r7, #12]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	f642 22f8 	movw	r2, #11000	; 0x2af8
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d903      	bls.n	8001a76 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e>
      configured_ = false;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2200      	movs	r2, #0
 8001a72:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
    if (mode_ != MODE_FIRST_FF)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d009      	beq.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      if (c_time > last_msg_timeout_time)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f8d3 390c 	ldr.w	r3, [r3, #2316]	; 0x90c
 8001a86:	68fa      	ldr	r2, [r7, #12]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d903      	bls.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2200      	movs	r2, #0
 8001a90:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
      if (spin_timeout_ > 0)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d014      	beq.n	8001ac8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
        if ((hardware_.time() - c_time) > spin_timeout_)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	3304      	adds	r3, #4
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7ff fdd0 	bl	8001648 <_ZN13STM32Hardware4timeEv>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	1ad2      	subs	r2, r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	bf8c      	ite	hi
 8001ab8:	2301      	movhi	r3, #1
 8001aba:	2300      	movls	r3, #0
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d002      	beq.n	8001ac8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
          return SPIN_TIMEOUT;
 8001ac2:	f06f 0301 	mvn.w	r3, #1
 8001ac6:	e197      	b.n	8001df8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3b0>
      int data = hardware_.read();
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	3304      	adds	r3, #4
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff fce9 	bl	80014a4 <_ZN13STM32Hardware4readEv>
 8001ad2:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	f2c0 8177 	blt.w	8001dca <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x382>
      checksum_ += data;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f8d3 28fc 	ldr.w	r2, [r3, #2300]	; 0x8fc
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	441a      	add	r2, r3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001af2:	2b07      	cmp	r3, #7
 8001af4:	d11e      	bne.n	8001b34 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0xec>
        message_in[index_++] = data;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 8001afc:	1c59      	adds	r1, r3, #1
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	f8c2 18f8 	str.w	r1, [r2, #2296]	; 0x8f8
 8001b04:	68ba      	ldr	r2, [r7, #8]
 8001b06:	b2d1      	uxtb	r1, r2
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	460a      	mov	r2, r1
 8001b0e:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
        bytes_--;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 8001b18:	1e5a      	subs	r2, r3, #1
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d1b4      	bne.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2208      	movs	r2, #8
 8001b2e:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001b32:	e7af      	b.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_FIRST_FF)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d128      	bne.n	8001b90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x148>
        if (data == 0xff)
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	2bff      	cmp	r3, #255	; 0xff
 8001b42:	d10d      	bne.n	8001b60 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x118>
          mode_++;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001b4a:	1c5a      	adds	r2, r3, #1
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	f103 0214 	add.w	r2, r3, #20
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
 8001b5e:	e799      	b.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	3304      	adds	r3, #4
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff fd6f 	bl	8001648 <_ZN13STM32Hardware4timeEv>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	1ad3      	subs	r3, r2, r3
 8001b70:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b74:	4293      	cmp	r3, r2
 8001b76:	bf8c      	ite	hi
 8001b78:	2301      	movhi	r3, #1
 8001b7a:	2300      	movls	r3, #0
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d088      	beq.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          configured_ = false;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2200      	movs	r2, #0
 8001b86:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
          return SPIN_TIMEOUT;
 8001b8a:	f06f 0301 	mvn.w	r3, #1
 8001b8e:	e133      	b.n	8001df8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3b0>
      else if (mode_ == MODE_PROTOCOL_VER)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d11b      	bne.n	8001bd2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x18a>
        if (data == PROTOCOL_VER)
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	2bfe      	cmp	r3, #254	; 0xfe
 8001b9e:	d107      	bne.n	8001bb0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x168>
          mode_++;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001ba6:	1c5a      	adds	r2, r3, #1
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001bae:	e771      	b.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
          if (configured_ == false)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 8001bbe:	f083 0301 	eor.w	r3, r3, #1
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	f43f af65 	beq.w	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f000 f918 	bl	8001e00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 8001bd0:	e760      	b.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d113      	bne.n	8001c04 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1bc>
        bytes_ = data;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	68ba      	ldr	r2, [r7, #8]
 8001be0:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        index_ = 0;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2200      	movs	r2, #0
 8001be8:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
        mode_++;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001bf2:	1c5a      	adds	r2, r3, #1
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        checksum_ = data;               /* first byte for calculating size checksum */
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	68ba      	ldr	r2, [r7, #8]
 8001bfe:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 8001c02:	e747      	b.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001c0a:	2b03      	cmp	r3, #3
 8001c0c:	d110      	bne.n	8001c30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1e8>
        bytes_ += data << 8;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f8d3 28f0 	ldr.w	r2, [r3, #2288]	; 0x8f0
 8001c14:	68bb      	ldr	r3, [r7, #8]
 8001c16:	021b      	lsls	r3, r3, #8
 8001c18:	441a      	add	r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        mode_++;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001c26:	1c5a      	adds	r2, r3, #1
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001c2e:	e731      	b.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001c36:	2b04      	cmp	r3, #4
 8001c38:	d116      	bne.n	8001c68 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x220>
        if ((checksum_ % 256) == 255)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 8001c40:	425a      	negs	r2, r3
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	b2d2      	uxtb	r2, r2
 8001c46:	bf58      	it	pl
 8001c48:	4253      	negpl	r3, r2
 8001c4a:	2bff      	cmp	r3, #255	; 0xff
 8001c4c:	d107      	bne.n	8001c5e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x216>
          mode_++;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001c54:	1c5a      	adds	r2, r3, #1
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001c5c:	e71a      	b.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2200      	movs	r2, #0
 8001c62:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001c66:	e715      	b.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001c6e:	2b05      	cmp	r3, #5
 8001c70:	d10f      	bne.n	8001c92 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x24a>
        topic_ = data;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	68ba      	ldr	r2, [r7, #8]
 8001c76:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
        mode_++;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001c80:	1c5a      	adds	r2, r3, #1
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        checksum_ = data;               /* first byte included in checksum */
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	68ba      	ldr	r2, [r7, #8]
 8001c8c:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 8001c90:	e700      	b.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001c98:	2b06      	cmp	r3, #6
 8001c9a:	d117      	bne.n	8001ccc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x284>
        topic_ += data << 8;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f8d3 28f4 	ldr.w	r2, [r3, #2292]	; 0x8f4
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	021b      	lsls	r3, r3, #8
 8001ca6:	441a      	add	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
        mode_ = MODE_MESSAGE;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2207      	movs	r2, #7
 8001cb2:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        if (bytes_ == 0)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	f47f aee9 	bne.w	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2208      	movs	r2, #8
 8001cc6:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 8001cca:	e6e3      	b.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8001cd2:	2b08      	cmp	r3, #8
 8001cd4:	f47f aede 	bne.w	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        if ((checksum_ % 256) == 255)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 8001ce6:	425a      	negs	r2, r3
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	b2d2      	uxtb	r2, r2
 8001cec:	bf58      	it	pl
 8001cee:	4253      	negpl	r3, r2
 8001cf0:	2bff      	cmp	r3, #255	; 0xff
 8001cf2:	f47f aecf 	bne.w	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d110      	bne.n	8001d22 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2da>
            requestSyncTime();
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f000 f87d 	bl	8001e00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f000 f898 	bl	8001e3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	68fa      	ldr	r2, [r7, #12]
 8001d10:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
            last_sync_receive_time = c_time;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	68fa      	ldr	r2, [r7, #12]
 8001d18:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
            return SPIN_ERR;
 8001d1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d20:	e06a      	b.n	8001df8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3b0>
          else if (topic_ == TopicInfo::ID_TIME)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8001d28:	2b0a      	cmp	r3, #10
 8001d2a:	d107      	bne.n	8001d3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2f4>
            syncTime(message_in);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8001d32:	4619      	mov	r1, r3
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f000 f961 	bl	8001ffc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 8001d3a:	e6ab      	b.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8001d42:	2b06      	cmp	r3, #6
 8001d44:	d10e      	bne.n	8001d64 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x31c>
            req_param_resp.deserialize(message_in);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	f603 1214 	addw	r2, r3, #2324	; 0x914
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8001d52:	4619      	mov	r1, r3
 8001d54:	4610      	mov	r0, r2
 8001d56:	f7ff f9c2 	bl	80010de <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_recieved = true;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 8001d62:	e697      	b.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8001d6a:	2b0b      	cmp	r3, #11
 8001d6c:	d104      	bne.n	8001d78 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x330>
            configured_ = false;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2200      	movs	r2, #0
 8001d72:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 8001d76:	e68d      	b.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            if (subscribers[topic_ - 100])
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8001d7e:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001d88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	f43f ae81 	beq.w	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8001d98:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001da2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8001dac:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001db6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	f202 4224 	addw	r2, r2, #1060	; 0x424
 8001dc4:	4611      	mov	r1, r2
 8001dc6:	4798      	blx	r3
    while (true)
 8001dc8:	e664      	b.n	8001a94 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        break;
 8001dca:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d00f      	beq.n	8001df6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3ae>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f8d3 3904 	ldr.w	r3, [r3, #2308]	; 0x904
 8001ddc:	68fa      	ldr	r2, [r7, #12]
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d906      	bls.n	8001df6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3ae>
      requestSyncTime();
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f000 f809 	bl	8001e00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	68fa      	ldr	r2, [r7, #12]
 8001df2:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    return SPIN_OK;
 8001df6:	2300      	movs	r3, #0
  }
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3710      	adds	r7, #16
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b086      	sub	sp, #24
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 8001e08:	f107 030c 	add.w	r3, r7, #12
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7fe fccd 	bl	80007ac <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f107 020c 	add.w	r2, r7, #12
 8001e1c:	210a      	movs	r1, #10
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	4798      	blx	r3
    rt_time = hardware_.time();
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	3304      	adds	r3, #4
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7ff fc0e 	bl	8001648 <_ZN13STM32Hardware4timeEv>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
  }
 8001e34:	bf00      	nop
 8001e36:	3718      	adds	r7, #24
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
      }
    }
    return false;
  }

  void negotiateTopics()
 8001e3c:	b590      	push	{r4, r7, lr}
 8001e3e:	b08b      	sub	sp, #44	; 0x2c
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 8001e44:	f107 030c 	add.w	r3, r7, #12
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7fe fd9f 	bl	800098c <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8001e4e:	2300      	movs	r3, #0
 8001e50:	627b      	str	r3, [r7, #36]	; 0x24
 8001e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e54:	2b18      	cmp	r3, #24
 8001e56:	dc63      	bgt.n	8001f20 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe4>
    {
      if (publishers[i] != 0) // non-empty slot
 8001e58:	687a      	ldr	r2, [r7, #4]
 8001e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e5c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	4413      	add	r3, r2
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d056      	beq.n	8001f18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xdc>
      {
        ti.topic_id = publishers[i]->id_;
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	4413      	add	r3, r2
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e82:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	4413      	add	r3, r2
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e94:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	4413      	add	r3, r2
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	6859      	ldr	r1, [r3, #4]
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	4413      	add	r3, r2
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	3308      	adds	r3, #8
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4608      	mov	r0, r1
 8001eb8:	4798      	blx	r3
 8001eba:	4603      	mov	r3, r0
 8001ebc:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	4413      	add	r3, r2
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	6859      	ldr	r1, [r3, #4]
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	4413      	add	r3, r2
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	330c      	adds	r3, #12
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4608      	mov	r0, r1
 8001ee6:	4798      	blx	r3
 8001ee8:	4603      	mov	r3, r0
 8001eea:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 8001eec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ef0:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	681c      	ldr	r4, [r3, #0]
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	4413      	add	r3, r2
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7ff fa76 	bl	80013f8 <_ZN3ros9Publisher15getEndpointTypeEv>
 8001f0c:	4601      	mov	r1, r0
 8001f0e:	f107 030c 	add.w	r3, r7, #12
 8001f12:	461a      	mov	r2, r3
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8001f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f1e:	e798      	b.n	8001e52 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x16>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8001f20:	2300      	movs	r3, #0
 8001f22:	627b      	str	r3, [r7, #36]	; 0x24
 8001f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f26:	2b18      	cmp	r3, #24
 8001f28:	dc5f      	bgt.n	8001fea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1ae>
    {
      if (subscribers[i] != 0) // non-empty slot
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f2e:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001f32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d053      	beq.n	8001fe2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a6>
      {
        ti.topic_id = subscribers[i]->id_;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f3e:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001f42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f50:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001f54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f60:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001f64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f6c:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001f70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	3308      	adds	r3, #8
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4608      	mov	r0, r1
 8001f7c:	4798      	blx	r3
 8001f7e:	4603      	mov	r3, r0
 8001f80:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f86:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001f8a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f92:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001f96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	330c      	adds	r3, #12
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4608      	mov	r0, r1
 8001fa2:	4798      	blx	r3
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 8001fa8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fac:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	681c      	ldr	r4, [r3, #0]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fb8:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001fbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fc4:	f202 2222 	addw	r2, r2, #546	; 0x222
 8001fc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	3304      	adds	r3, #4
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4608      	mov	r0, r1
 8001fd4:	4798      	blx	r3
 8001fd6:	4601      	mov	r1, r0
 8001fd8:	f107 030c 	add.w	r3, r7, #12
 8001fdc:	461a      	mov	r2, r3
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8001fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe4:	3301      	adds	r3, #1
 8001fe6:	627b      	str	r3, [r7, #36]	; 0x24
 8001fe8:	e79c      	b.n	8001f24 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe8>
      }
    }
    configured_ = true;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2201      	movs	r2, #1
 8001fee:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
  }
 8001ff2:	bf00      	nop
 8001ff4:	372c      	adds	r7, #44	; 0x2c
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd90      	pop	{r4, r7, pc}
	...

08001ffc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 8002006:	f107 0308 	add.w	r3, r7, #8
 800200a:	4618      	mov	r0, r3
 800200c:	f7fe fbce 	bl	80007ac <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	3304      	adds	r3, #4
 8002014:	4618      	mov	r0, r3
 8002016:	f7ff fb17 	bl	8001648 <_ZN13STM32Hardware4timeEv>
 800201a:	4602      	mov	r2, r0
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8002022:	1ad3      	subs	r3, r2, r3
 8002024:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 8002026:	f107 0308 	add.w	r3, r7, #8
 800202a:	6839      	ldr	r1, [r7, #0]
 800202c:	4618      	mov	r0, r3
 800202e:	f7fe fc2d 	bl	800088c <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	4915      	ldr	r1, [pc, #84]	; (800208c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8002038:	fba1 1303 	umull	r1, r3, r1, r3
 800203c:	099b      	lsrs	r3, r3, #6
 800203e:	4413      	add	r3, r2
 8002040:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8002042:	6939      	ldr	r1, [r7, #16]
 8002044:	697a      	ldr	r2, [r7, #20]
 8002046:	4b11      	ldr	r3, [pc, #68]	; (800208c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8002048:	fba3 0302 	umull	r0, r3, r3, r2
 800204c:	099b      	lsrs	r3, r3, #6
 800204e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002052:	fb00 f303 	mul.w	r3, r0, r3
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	4a0d      	ldr	r2, [pc, #52]	; (8002090 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x94>)
 800205a:	fb02 f303 	mul.w	r3, r2, r3
 800205e:	440b      	add	r3, r1
 8002060:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 8002062:	f107 0308 	add.w	r3, r7, #8
 8002066:	3304      	adds	r3, #4
 8002068:	4619      	mov	r1, r3
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f000 f8a4 	bl	80021b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	3304      	adds	r3, #4
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff fae7 	bl	8001648 <_ZN13STM32Hardware4timeEv>
 800207a:	4602      	mov	r2, r0
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
  }
 8002082:	bf00      	nop
 8002084:	3718      	adds	r7, #24
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	10624dd3 	.word	0x10624dd3
 8002090:	000f4240 	.word	0x000f4240

08002094 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg)
 8002094:	b580      	push	{r7, lr}
 8002096:	b088      	sub	sp, #32
 8002098:	af00      	add	r7, sp, #0
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	2b63      	cmp	r3, #99	; 0x63
 80020a4:	dd09      	ble.n	80020ba <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 80020ac:	f083 0301 	eor.w	r3, r3, #1
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 80020b6:	2300      	movs	r3, #0
 80020b8:	e077      	b.n	80021aa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x116>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	68fa      	ldr	r2, [r7, #12]
 80020c2:	f202 6224 	addw	r2, r2, #1572	; 0x624
 80020c6:	3207      	adds	r2, #7
 80020c8:	4611      	mov	r1, r2
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	4798      	blx	r3
 80020ce:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	22ff      	movs	r2, #255	; 0xff
 80020d4:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
    message_out[1] = PROTOCOL_VER;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	22fe      	movs	r2, #254	; 0xfe
 80020dc:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	b2da      	uxtb	r2, r3
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f883 2626 	strb.w	r2, [r3, #1574]	; 0x626
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	121b      	asrs	r3, r3, #8
 80020f0:	b2da      	uxtb	r2, r3
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	f883 2627 	strb.w	r2, [r3, #1575]	; 0x627
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f893 2626 	ldrb.w	r2, [r3, #1574]	; 0x626
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	f893 3627 	ldrb.w	r3, [r3, #1575]	; 0x627
 8002104:	4413      	add	r3, r2
 8002106:	b2db      	uxtb	r3, r3
 8002108:	43db      	mvns	r3, r3
 800210a:	b2da      	uxtb	r2, r3
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f883 2628 	strb.w	r2, [r3, #1576]	; 0x628
    message_out[5] = (uint8_t)((int16_t)id & 255);
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	b2da      	uxtb	r2, r3
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	f883 2629 	strb.w	r2, [r3, #1577]	; 0x629
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	b21b      	sxth	r3, r3
 8002120:	121b      	asrs	r3, r3, #8
 8002122:	b2da      	uxtb	r2, r3
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	f883 262a 	strb.w	r2, [r3, #1578]	; 0x62a

    /* calculate checksum */
    int chk = 0;
 800212a:	2300      	movs	r3, #0
 800212c:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 800212e:	2305      	movs	r3, #5
 8002130:	61bb      	str	r3, [r7, #24]
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	3307      	adds	r3, #7
 8002136:	69ba      	ldr	r2, [r7, #24]
 8002138:	429a      	cmp	r2, r3
 800213a:	da0d      	bge.n	8002158 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xc4>
      chk += message_out[i];
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	69bb      	ldr	r3, [r7, #24]
 8002140:	4413      	add	r3, r2
 8002142:	f203 6324 	addw	r3, r3, #1572	; 0x624
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	461a      	mov	r2, r3
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	4413      	add	r3, r2
 800214e:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8002150:	69bb      	ldr	r3, [r7, #24]
 8002152:	3301      	adds	r3, #1
 8002154:	61bb      	str	r3, [r7, #24]
 8002156:	e7ec      	b.n	8002132 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x9e>
    l += 7;
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	3307      	adds	r3, #7
 800215c:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	425a      	negs	r2, r3
 8002162:	b2db      	uxtb	r3, r3
 8002164:	b2d2      	uxtb	r2, r2
 8002166:	bf58      	it	pl
 8002168:	4253      	negpl	r3, r2
 800216a:	b2da      	uxtb	r2, r3
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	1c59      	adds	r1, r3, #1
 8002170:	6179      	str	r1, [r7, #20]
 8002172:	43d2      	mvns	r2, r2
 8002174:	b2d1      	uxtb	r1, r2
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	4413      	add	r3, r2
 800217a:	460a      	mov	r2, r1
 800217c:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624

    if (l <= OUTPUT_SIZE)
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002186:	dc0a      	bgt.n	800219e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x10a>
    {
      hardware_.write(message_out, l);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	1d18      	adds	r0, r3, #4
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f203 6324 	addw	r3, r3, #1572	; 0x624
 8002192:	697a      	ldr	r2, [r7, #20]
 8002194:	4619      	mov	r1, r3
 8002196:	f7ff fa11 	bl	80015bc <_ZN13STM32Hardware5writeEPhi>
      return l;
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	e005      	b.n	80021aa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x116>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 800219e:	4905      	ldr	r1, [pc, #20]	; (80021b4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x120>)
 80021a0:	68f8      	ldr	r0, [r7, #12]
 80021a2:	f000 f849 	bl	8002238 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 80021a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    }
  }
 80021aa:	4618      	mov	r0, r3
 80021ac:	3720      	adds	r7, #32
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	0800519c 	.word	0x0800519c

080021b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>:
  void setNow(Time & new_now)
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	3304      	adds	r3, #4
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff fa3e 	bl	8001648 <_ZN13STM32Hardware4timeEv>
 80021cc:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	4915      	ldr	r1, [pc, #84]	; (800222c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x74>)
 80021d6:	fba1 1303 	umull	r1, r3, r1, r3
 80021da:	099b      	lsrs	r3, r3, #6
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	1e5a      	subs	r2, r3, #1
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	6859      	ldr	r1, [r3, #4]
 80021ea:	68fa      	ldr	r2, [r7, #12]
 80021ec:	4b0f      	ldr	r3, [pc, #60]	; (800222c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x74>)
 80021ee:	fba3 0302 	umull	r0, r3, r3, r2
 80021f2:	099b      	lsrs	r3, r3, #6
 80021f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80021f8:	fb00 f303 	mul.w	r3, r0, r3
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	4a0c      	ldr	r2, [pc, #48]	; (8002230 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x78>)
 8002200:	fb02 f303 	mul.w	r3, r2, r3
 8002204:	1aca      	subs	r2, r1, r3
 8002206:	4b0b      	ldr	r3, [pc, #44]	; (8002234 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x7c>)
 8002208:	4413      	add	r3, r2
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	f8c2 341c 	str.w	r3, [r2, #1052]	; 0x41c
    normalizeSecNSec(sec_offset, nsec_offset);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f503 6283 	add.w	r2, r3, #1048	; 0x418
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 800221c:	4619      	mov	r1, r3
 800221e:	4610      	mov	r0, r2
 8002220:	f7fe f95a 	bl	80004d8 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8002224:	bf00      	nop
 8002226:	3710      	adds	r7, #16
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	10624dd3 	.word	0x10624dd3
 8002230:	000f4240 	.word	0x000f4240
 8002234:	3b9aca00 	.word	0x3b9aca00

08002238 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8002242:	683a      	ldr	r2, [r7, #0]
 8002244:	2103      	movs	r1, #3
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f000 f804 	bl	8002254 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 800224c:	bf00      	nop
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}

08002254 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 8002254:	b580      	push	{r7, lr}
 8002256:	b088      	sub	sp, #32
 8002258:	af00      	add	r7, sp, #0
 800225a:	60f8      	str	r0, [r7, #12]
 800225c:	460b      	mov	r3, r1
 800225e:	607a      	str	r2, [r7, #4]
 8002260:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 8002262:	f107 0314 	add.w	r3, r7, #20
 8002266:	4618      	mov	r0, r3
 8002268:	f7fe fd54 	bl	8000d14 <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 800226c:	7afb      	ldrb	r3, [r7, #11]
 800226e:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f107 0214 	add.w	r2, r7, #20
 800227e:	2107      	movs	r1, #7
 8002280:	68f8      	ldr	r0, [r7, #12]
 8002282:	4798      	blx	r3
  }
 8002284:	bf00      	nop
 8002286:	3720      	adds	r7, #32
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}

0800228c <_Z41__static_initialization_and_destruction_0ii>:
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	6039      	str	r1, [r7, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d10d      	bne.n	80022b8 <_Z41__static_initialization_and_destruction_0ii+0x2c>
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d108      	bne.n	80022b8 <_Z41__static_initialization_and_destruction_0ii+0x2c>
ros::NodeHandle nh;
 80022a6:	4806      	ldr	r0, [pc, #24]	; (80022c0 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 80022a8:	f7ff fac6 	bl	8001838 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
ros::Subscriber<std_msgs::Empty> ledSub("led", &ledCallback);
 80022ac:	2301      	movs	r3, #1
 80022ae:	4a05      	ldr	r2, [pc, #20]	; (80022c4 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 80022b0:	4905      	ldr	r1, [pc, #20]	; (80022c8 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 80022b2:	4806      	ldr	r0, [pc, #24]	; (80022cc <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80022b4:	f7ff fb50 	bl	8001958 <_ZN3ros10SubscriberIN8std_msgs5EmptyEvEC1EPKcPFvRKS2_Ei>
}
 80022b8:	bf00      	nop
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	20000094 	.word	0x20000094
 80022c4:	08001775 	.word	0x08001775
 80022c8:	080051d8 	.word	0x080051d8
 80022cc:	200009d0 	.word	0x200009d0

080022d0 <_ZN3ros10SubscriberIN8std_msgs5EmptyEvE8callbackEPh>:

  virtual void callback(unsigned char* data)
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
 80022d8:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	330c      	adds	r3, #12
 80022de:	6839      	ldr	r1, [r7, #0]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff f9dd 	bl	80016a0 <_ZN8std_msgs5Empty11deserializeEPh>
    this->cb_(msg);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	691b      	ldr	r3, [r3, #16]
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	320c      	adds	r2, #12
 80022ee:	4610      	mov	r0, r2
 80022f0:	4798      	blx	r3
  }
 80022f2:	bf00      	nop
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}

080022fa <_ZN3ros10SubscriberIN8std_msgs5EmptyEvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5()
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType()
 80022fa:	b480      	push	{r7}
 80022fc:	b083      	sub	sp, #12
 80022fe:	af00      	add	r7, sp, #0
 8002300:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	695b      	ldr	r3, [r3, #20]
  }
 8002306:	4618      	mov	r0, r3
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr

08002312 <_ZN3ros10SubscriberIN8std_msgs5EmptyEvE10getMsgTypeEv>:
  virtual const char * getMsgType()
 8002312:	b580      	push	{r7, lr}
 8002314:	b082      	sub	sp, #8
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	330c      	adds	r3, #12
 800231e:	4618      	mov	r0, r3
 8002320:	f7ff f9cc 	bl	80016bc <_ZN8std_msgs5Empty7getTypeEv>
 8002324:	4603      	mov	r3, r0
  }
 8002326:	4618      	mov	r0, r3
 8002328:	3708      	adds	r7, #8
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}

0800232e <_ZN3ros10SubscriberIN8std_msgs5EmptyEvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5()
 800232e:	b580      	push	{r7, lr}
 8002330:	b082      	sub	sp, #8
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	330c      	adds	r3, #12
 800233a:	4618      	mov	r0, r3
 800233c:	f7ff f9cc 	bl	80016d8 <_ZN8std_msgs5Empty6getMD5Ev>
 8002340:	4603      	mov	r3, r0
  }
 8002342:	4618      	mov	r0, r3
 8002344:	3708      	adds	r7, #8
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}

0800234a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected()
 800234a:	b480      	push	{r7}
 800234c:	b083      	sub	sp, #12
 800234e:	af00      	add	r7, sp, #0
 8002350:	6078      	str	r0, [r7, #4]
    return configured_;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
  };
 8002358:	4618      	mov	r0, r3
 800235a:	370c      	adds	r7, #12
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <_GLOBAL__sub_I_nh>:
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
 8002368:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800236c:	2001      	movs	r0, #1
 800236e:	f7ff ff8d 	bl	800228c <_Z41__static_initialization_and_destruction_0ii>
 8002372:	bd80      	pop	{r7, pc}

08002374 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800237a:	2300      	movs	r3, #0
 800237c:	607b      	str	r3, [r7, #4]
 800237e:	4b10      	ldr	r3, [pc, #64]	; (80023c0 <HAL_MspInit+0x4c>)
 8002380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002382:	4a0f      	ldr	r2, [pc, #60]	; (80023c0 <HAL_MspInit+0x4c>)
 8002384:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002388:	6453      	str	r3, [r2, #68]	; 0x44
 800238a:	4b0d      	ldr	r3, [pc, #52]	; (80023c0 <HAL_MspInit+0x4c>)
 800238c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800238e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002392:	607b      	str	r3, [r7, #4]
 8002394:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002396:	2300      	movs	r3, #0
 8002398:	603b      	str	r3, [r7, #0]
 800239a:	4b09      	ldr	r3, [pc, #36]	; (80023c0 <HAL_MspInit+0x4c>)
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	4a08      	ldr	r2, [pc, #32]	; (80023c0 <HAL_MspInit+0x4c>)
 80023a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023a4:	6413      	str	r3, [r2, #64]	; 0x40
 80023a6:	4b06      	ldr	r3, [pc, #24]	; (80023c0 <HAL_MspInit+0x4c>)
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023ae:	603b      	str	r3, [r7, #0]
 80023b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023b2:	bf00      	nop
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	40023800 	.word	0x40023800

080023c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b08a      	sub	sp, #40	; 0x28
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023cc:	f107 0314 	add.w	r3, r7, #20
 80023d0:	2200      	movs	r2, #0
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	605a      	str	r2, [r3, #4]
 80023d6:	609a      	str	r2, [r3, #8]
 80023d8:	60da      	str	r2, [r3, #12]
 80023da:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a4c      	ldr	r2, [pc, #304]	; (8002514 <HAL_UART_MspInit+0x150>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	f040 8091 	bne.w	800250a <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80023e8:	2300      	movs	r3, #0
 80023ea:	613b      	str	r3, [r7, #16]
 80023ec:	4b4a      	ldr	r3, [pc, #296]	; (8002518 <HAL_UART_MspInit+0x154>)
 80023ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f0:	4a49      	ldr	r2, [pc, #292]	; (8002518 <HAL_UART_MspInit+0x154>)
 80023f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023f6:	6413      	str	r3, [r2, #64]	; 0x40
 80023f8:	4b47      	ldr	r3, [pc, #284]	; (8002518 <HAL_UART_MspInit+0x154>)
 80023fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002400:	613b      	str	r3, [r7, #16]
 8002402:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002404:	2300      	movs	r3, #0
 8002406:	60fb      	str	r3, [r7, #12]
 8002408:	4b43      	ldr	r3, [pc, #268]	; (8002518 <HAL_UART_MspInit+0x154>)
 800240a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240c:	4a42      	ldr	r2, [pc, #264]	; (8002518 <HAL_UART_MspInit+0x154>)
 800240e:	f043 0301 	orr.w	r3, r3, #1
 8002412:	6313      	str	r3, [r2, #48]	; 0x30
 8002414:	4b40      	ldr	r3, [pc, #256]	; (8002518 <HAL_UART_MspInit+0x154>)
 8002416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002418:	f003 0301 	and.w	r3, r3, #1
 800241c:	60fb      	str	r3, [r7, #12]
 800241e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002420:	230c      	movs	r3, #12
 8002422:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002424:	2302      	movs	r3, #2
 8002426:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002428:	2300      	movs	r3, #0
 800242a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800242c:	2303      	movs	r3, #3
 800242e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002430:	2307      	movs	r3, #7
 8002432:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002434:	f107 0314 	add.w	r3, r7, #20
 8002438:	4619      	mov	r1, r3
 800243a:	4838      	ldr	r0, [pc, #224]	; (800251c <HAL_UART_MspInit+0x158>)
 800243c:	f000 fe92 	bl	8003164 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002440:	4b37      	ldr	r3, [pc, #220]	; (8002520 <HAL_UART_MspInit+0x15c>)
 8002442:	4a38      	ldr	r2, [pc, #224]	; (8002524 <HAL_UART_MspInit+0x160>)
 8002444:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002446:	4b36      	ldr	r3, [pc, #216]	; (8002520 <HAL_UART_MspInit+0x15c>)
 8002448:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800244c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800244e:	4b34      	ldr	r3, [pc, #208]	; (8002520 <HAL_UART_MspInit+0x15c>)
 8002450:	2200      	movs	r2, #0
 8002452:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002454:	4b32      	ldr	r3, [pc, #200]	; (8002520 <HAL_UART_MspInit+0x15c>)
 8002456:	2200      	movs	r2, #0
 8002458:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800245a:	4b31      	ldr	r3, [pc, #196]	; (8002520 <HAL_UART_MspInit+0x15c>)
 800245c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002460:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002462:	4b2f      	ldr	r3, [pc, #188]	; (8002520 <HAL_UART_MspInit+0x15c>)
 8002464:	2200      	movs	r2, #0
 8002466:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002468:	4b2d      	ldr	r3, [pc, #180]	; (8002520 <HAL_UART_MspInit+0x15c>)
 800246a:	2200      	movs	r2, #0
 800246c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800246e:	4b2c      	ldr	r3, [pc, #176]	; (8002520 <HAL_UART_MspInit+0x15c>)
 8002470:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002474:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002476:	4b2a      	ldr	r3, [pc, #168]	; (8002520 <HAL_UART_MspInit+0x15c>)
 8002478:	2200      	movs	r2, #0
 800247a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800247c:	4b28      	ldr	r3, [pc, #160]	; (8002520 <HAL_UART_MspInit+0x15c>)
 800247e:	2200      	movs	r2, #0
 8002480:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002482:	4827      	ldr	r0, [pc, #156]	; (8002520 <HAL_UART_MspInit+0x15c>)
 8002484:	f000 fade 	bl	8002a44 <HAL_DMA_Init>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800248e:	f7fe f965 	bl	800075c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a22      	ldr	r2, [pc, #136]	; (8002520 <HAL_UART_MspInit+0x15c>)
 8002496:	635a      	str	r2, [r3, #52]	; 0x34
 8002498:	4a21      	ldr	r2, [pc, #132]	; (8002520 <HAL_UART_MspInit+0x15c>)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800249e:	4b22      	ldr	r3, [pc, #136]	; (8002528 <HAL_UART_MspInit+0x164>)
 80024a0:	4a22      	ldr	r2, [pc, #136]	; (800252c <HAL_UART_MspInit+0x168>)
 80024a2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80024a4:	4b20      	ldr	r3, [pc, #128]	; (8002528 <HAL_UART_MspInit+0x164>)
 80024a6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024aa:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024ac:	4b1e      	ldr	r3, [pc, #120]	; (8002528 <HAL_UART_MspInit+0x164>)
 80024ae:	2240      	movs	r2, #64	; 0x40
 80024b0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024b2:	4b1d      	ldr	r3, [pc, #116]	; (8002528 <HAL_UART_MspInit+0x164>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80024b8:	4b1b      	ldr	r3, [pc, #108]	; (8002528 <HAL_UART_MspInit+0x164>)
 80024ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024be:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024c0:	4b19      	ldr	r3, [pc, #100]	; (8002528 <HAL_UART_MspInit+0x164>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024c6:	4b18      	ldr	r3, [pc, #96]	; (8002528 <HAL_UART_MspInit+0x164>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80024cc:	4b16      	ldr	r3, [pc, #88]	; (8002528 <HAL_UART_MspInit+0x164>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80024d2:	4b15      	ldr	r3, [pc, #84]	; (8002528 <HAL_UART_MspInit+0x164>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024d8:	4b13      	ldr	r3, [pc, #76]	; (8002528 <HAL_UART_MspInit+0x164>)
 80024da:	2200      	movs	r2, #0
 80024dc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80024de:	4812      	ldr	r0, [pc, #72]	; (8002528 <HAL_UART_MspInit+0x164>)
 80024e0:	f000 fab0 	bl	8002a44 <HAL_DMA_Init>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80024ea:	f7fe f937 	bl	800075c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a0d      	ldr	r2, [pc, #52]	; (8002528 <HAL_UART_MspInit+0x164>)
 80024f2:	631a      	str	r2, [r3, #48]	; 0x30
 80024f4:	4a0c      	ldr	r2, [pc, #48]	; (8002528 <HAL_UART_MspInit+0x164>)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80024fa:	2200      	movs	r2, #0
 80024fc:	2100      	movs	r1, #0
 80024fe:	2026      	movs	r0, #38	; 0x26
 8002500:	f000 fa69 	bl	80029d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002504:	2026      	movs	r0, #38	; 0x26
 8002506:	f000 fa82 	bl	8002a0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800250a:	bf00      	nop
 800250c:	3728      	adds	r7, #40	; 0x28
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	40004400 	.word	0x40004400
 8002518:	40023800 	.word	0x40023800
 800251c:	40020000 	.word	0x40020000
 8002520:	200009f4 	.word	0x200009f4
 8002524:	40026088 	.word	0x40026088
 8002528:	20000a54 	.word	0x20000a54
 800252c:	400260a0 	.word	0x400260a0

08002530 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002534:	bf00      	nop
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr

0800253e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800253e:	b480      	push	{r7}
 8002540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002542:	e7fe      	b.n	8002542 <HardFault_Handler+0x4>

08002544 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002548:	e7fe      	b.n	8002548 <MemManage_Handler+0x4>

0800254a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800254a:	b480      	push	{r7}
 800254c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800254e:	e7fe      	b.n	800254e <BusFault_Handler+0x4>

08002550 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002554:	e7fe      	b.n	8002554 <UsageFault_Handler+0x4>

08002556 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002556:	b480      	push	{r7}
 8002558:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800255a:	bf00      	nop
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002568:	bf00      	nop
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr

08002572 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002572:	b480      	push	{r7}
 8002574:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002576:	bf00      	nop
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002584:	f000 f90a 	bl	800279c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002588:	bf00      	nop
 800258a:	bd80      	pop	{r7, pc}

0800258c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002590:	4802      	ldr	r0, [pc, #8]	; (800259c <DMA1_Stream5_IRQHandler+0x10>)
 8002592:	f000 fb7f 	bl	8002c94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002596:	bf00      	nop
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	200009f4 	.word	0x200009f4

080025a0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80025a4:	4802      	ldr	r0, [pc, #8]	; (80025b0 <DMA1_Stream6_IRQHandler+0x10>)
 80025a6:	f000 fb75 	bl	8002c94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80025aa:	bf00      	nop
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	20000a54 	.word	0x20000a54

080025b4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80025b8:	4802      	ldr	r0, [pc, #8]	; (80025c4 <USART2_IRQHandler+0x10>)
 80025ba:	f001 fd3d 	bl	8004038 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80025be:	bf00      	nop
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	20000ab4 	.word	0x20000ab4

080025c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
	return 1;
 80025cc:	2301      	movs	r3, #1
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <_kill>:

int _kill(int pid, int sig)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80025e2:	f002 fbd9 	bl	8004d98 <__errno>
 80025e6:	4602      	mov	r2, r0
 80025e8:	2316      	movs	r3, #22
 80025ea:	6013      	str	r3, [r2, #0]
	return -1;
 80025ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3708      	adds	r7, #8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <_exit>:

void _exit (int status)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002600:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f7ff ffe7 	bl	80025d8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800260a:	e7fe      	b.n	800260a <_exit+0x12>

0800260c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b086      	sub	sp, #24
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002614:	4a14      	ldr	r2, [pc, #80]	; (8002668 <_sbrk+0x5c>)
 8002616:	4b15      	ldr	r3, [pc, #84]	; (800266c <_sbrk+0x60>)
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002620:	4b13      	ldr	r3, [pc, #76]	; (8002670 <_sbrk+0x64>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d102      	bne.n	800262e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002628:	4b11      	ldr	r3, [pc, #68]	; (8002670 <_sbrk+0x64>)
 800262a:	4a12      	ldr	r2, [pc, #72]	; (8002674 <_sbrk+0x68>)
 800262c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800262e:	4b10      	ldr	r3, [pc, #64]	; (8002670 <_sbrk+0x64>)
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4413      	add	r3, r2
 8002636:	693a      	ldr	r2, [r7, #16]
 8002638:	429a      	cmp	r2, r3
 800263a:	d207      	bcs.n	800264c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800263c:	f002 fbac 	bl	8004d98 <__errno>
 8002640:	4602      	mov	r2, r0
 8002642:	230c      	movs	r3, #12
 8002644:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002646:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800264a:	e009      	b.n	8002660 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800264c:	4b08      	ldr	r3, [pc, #32]	; (8002670 <_sbrk+0x64>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002652:	4b07      	ldr	r3, [pc, #28]	; (8002670 <_sbrk+0x64>)
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4413      	add	r3, r2
 800265a:	4a05      	ldr	r2, [pc, #20]	; (8002670 <_sbrk+0x64>)
 800265c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800265e:	68fb      	ldr	r3, [r7, #12]
}
 8002660:	4618      	mov	r0, r3
 8002662:	3718      	adds	r7, #24
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	20020000 	.word	0x20020000
 800266c:	00000400 	.word	0x00000400
 8002670:	200009e8 	.word	0x200009e8
 8002674:	20000b00 	.word	0x20000b00

08002678 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800267c:	4b08      	ldr	r3, [pc, #32]	; (80026a0 <SystemInit+0x28>)
 800267e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002682:	4a07      	ldr	r2, [pc, #28]	; (80026a0 <SystemInit+0x28>)
 8002684:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002688:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800268c:	4b04      	ldr	r3, [pc, #16]	; (80026a0 <SystemInit+0x28>)
 800268e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002692:	609a      	str	r2, [r3, #8]
#endif
}
 8002694:	bf00      	nop
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	e000ed00 	.word	0xe000ed00

080026a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80026a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026dc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80026a8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80026aa:	e003      	b.n	80026b4 <LoopCopyDataInit>

080026ac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80026ac:	4b0c      	ldr	r3, [pc, #48]	; (80026e0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80026ae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80026b0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80026b2:	3104      	adds	r1, #4

080026b4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80026b4:	480b      	ldr	r0, [pc, #44]	; (80026e4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80026b6:	4b0c      	ldr	r3, [pc, #48]	; (80026e8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80026b8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80026ba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80026bc:	d3f6      	bcc.n	80026ac <CopyDataInit>
  ldr  r2, =_sbss
 80026be:	4a0b      	ldr	r2, [pc, #44]	; (80026ec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80026c0:	e002      	b.n	80026c8 <LoopFillZerobss>

080026c2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80026c2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80026c4:	f842 3b04 	str.w	r3, [r2], #4

080026c8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80026c8:	4b09      	ldr	r3, [pc, #36]	; (80026f0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80026ca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80026cc:	d3f9      	bcc.n	80026c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80026ce:	f7ff ffd3 	bl	8002678 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026d2:	f002 fb67 	bl	8004da4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026d6:	f7fd ff2b 	bl	8000530 <main>
  bx  lr    
 80026da:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80026dc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80026e0:	08005314 	.word	0x08005314
  ldr  r0, =_sdata
 80026e4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80026e8:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 80026ec:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 80026f0:	20000afc 	.word	0x20000afc

080026f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026f4:	e7fe      	b.n	80026f4 <ADC_IRQHandler>
	...

080026f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026fc:	4b0e      	ldr	r3, [pc, #56]	; (8002738 <HAL_Init+0x40>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a0d      	ldr	r2, [pc, #52]	; (8002738 <HAL_Init+0x40>)
 8002702:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002706:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002708:	4b0b      	ldr	r3, [pc, #44]	; (8002738 <HAL_Init+0x40>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a0a      	ldr	r2, [pc, #40]	; (8002738 <HAL_Init+0x40>)
 800270e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002712:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002714:	4b08      	ldr	r3, [pc, #32]	; (8002738 <HAL_Init+0x40>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a07      	ldr	r2, [pc, #28]	; (8002738 <HAL_Init+0x40>)
 800271a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800271e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002720:	2003      	movs	r0, #3
 8002722:	f000 f94d 	bl	80029c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002726:	2000      	movs	r0, #0
 8002728:	f000 f808 	bl	800273c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800272c:	f7ff fe22 	bl	8002374 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	40023c00 	.word	0x40023c00

0800273c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002744:	4b12      	ldr	r3, [pc, #72]	; (8002790 <HAL_InitTick+0x54>)
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	4b12      	ldr	r3, [pc, #72]	; (8002794 <HAL_InitTick+0x58>)
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	4619      	mov	r1, r3
 800274e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002752:	fbb3 f3f1 	udiv	r3, r3, r1
 8002756:	fbb2 f3f3 	udiv	r3, r2, r3
 800275a:	4618      	mov	r0, r3
 800275c:	f000 f965 	bl	8002a2a <HAL_SYSTICK_Config>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e00e      	b.n	8002788 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2b0f      	cmp	r3, #15
 800276e:	d80a      	bhi.n	8002786 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002770:	2200      	movs	r2, #0
 8002772:	6879      	ldr	r1, [r7, #4]
 8002774:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002778:	f000 f92d 	bl	80029d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800277c:	4a06      	ldr	r2, [pc, #24]	; (8002798 <HAL_InitTick+0x5c>)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002782:	2300      	movs	r3, #0
 8002784:	e000      	b.n	8002788 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
}
 8002788:	4618      	mov	r0, r3
 800278a:	3708      	adds	r7, #8
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	20000000 	.word	0x20000000
 8002794:	20000008 	.word	0x20000008
 8002798:	20000004 	.word	0x20000004

0800279c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027a0:	4b06      	ldr	r3, [pc, #24]	; (80027bc <HAL_IncTick+0x20>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	461a      	mov	r2, r3
 80027a6:	4b06      	ldr	r3, [pc, #24]	; (80027c0 <HAL_IncTick+0x24>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4413      	add	r3, r2
 80027ac:	4a04      	ldr	r2, [pc, #16]	; (80027c0 <HAL_IncTick+0x24>)
 80027ae:	6013      	str	r3, [r2, #0]
}
 80027b0:	bf00      	nop
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	20000008 	.word	0x20000008
 80027c0:	20000af4 	.word	0x20000af4

080027c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  return uwTick;
 80027c8:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <HAL_GetTick+0x14>)
 80027ca:	681b      	ldr	r3, [r3, #0]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	20000af4 	.word	0x20000af4

080027dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027e4:	f7ff ffee 	bl	80027c4 <HAL_GetTick>
 80027e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80027f4:	d005      	beq.n	8002802 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027f6:	4b09      	ldr	r3, [pc, #36]	; (800281c <HAL_Delay+0x40>)
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	461a      	mov	r2, r3
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	4413      	add	r3, r2
 8002800:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002802:	bf00      	nop
 8002804:	f7ff ffde 	bl	80027c4 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	68fa      	ldr	r2, [r7, #12]
 8002810:	429a      	cmp	r2, r3
 8002812:	d8f7      	bhi.n	8002804 <HAL_Delay+0x28>
  {
  }
}
 8002814:	bf00      	nop
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	20000008 	.word	0x20000008

08002820 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f003 0307 	and.w	r3, r3, #7
 800282e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002830:	4b0c      	ldr	r3, [pc, #48]	; (8002864 <__NVIC_SetPriorityGrouping+0x44>)
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002836:	68ba      	ldr	r2, [r7, #8]
 8002838:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800283c:	4013      	ands	r3, r2
 800283e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002848:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800284c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002850:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002852:	4a04      	ldr	r2, [pc, #16]	; (8002864 <__NVIC_SetPriorityGrouping+0x44>)
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	60d3      	str	r3, [r2, #12]
}
 8002858:	bf00      	nop
 800285a:	3714      	adds	r7, #20
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr
 8002864:	e000ed00 	.word	0xe000ed00

08002868 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800286c:	4b04      	ldr	r3, [pc, #16]	; (8002880 <__NVIC_GetPriorityGrouping+0x18>)
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	0a1b      	lsrs	r3, r3, #8
 8002872:	f003 0307 	and.w	r3, r3, #7
}
 8002876:	4618      	mov	r0, r3
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr
 8002880:	e000ed00 	.word	0xe000ed00

08002884 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	4603      	mov	r3, r0
 800288c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800288e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002892:	2b00      	cmp	r3, #0
 8002894:	db0b      	blt.n	80028ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002896:	79fb      	ldrb	r3, [r7, #7]
 8002898:	f003 021f 	and.w	r2, r3, #31
 800289c:	4907      	ldr	r1, [pc, #28]	; (80028bc <__NVIC_EnableIRQ+0x38>)
 800289e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a2:	095b      	lsrs	r3, r3, #5
 80028a4:	2001      	movs	r0, #1
 80028a6:	fa00 f202 	lsl.w	r2, r0, r2
 80028aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028ae:	bf00      	nop
 80028b0:	370c      	adds	r7, #12
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	e000e100 	.word	0xe000e100

080028c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	4603      	mov	r3, r0
 80028c8:	6039      	str	r1, [r7, #0]
 80028ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	db0a      	blt.n	80028ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	b2da      	uxtb	r2, r3
 80028d8:	490c      	ldr	r1, [pc, #48]	; (800290c <__NVIC_SetPriority+0x4c>)
 80028da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028de:	0112      	lsls	r2, r2, #4
 80028e0:	b2d2      	uxtb	r2, r2
 80028e2:	440b      	add	r3, r1
 80028e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028e8:	e00a      	b.n	8002900 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	b2da      	uxtb	r2, r3
 80028ee:	4908      	ldr	r1, [pc, #32]	; (8002910 <__NVIC_SetPriority+0x50>)
 80028f0:	79fb      	ldrb	r3, [r7, #7]
 80028f2:	f003 030f 	and.w	r3, r3, #15
 80028f6:	3b04      	subs	r3, #4
 80028f8:	0112      	lsls	r2, r2, #4
 80028fa:	b2d2      	uxtb	r2, r2
 80028fc:	440b      	add	r3, r1
 80028fe:	761a      	strb	r2, [r3, #24]
}
 8002900:	bf00      	nop
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr
 800290c:	e000e100 	.word	0xe000e100
 8002910:	e000ed00 	.word	0xe000ed00

08002914 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002914:	b480      	push	{r7}
 8002916:	b089      	sub	sp, #36	; 0x24
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f003 0307 	and.w	r3, r3, #7
 8002926:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	f1c3 0307 	rsb	r3, r3, #7
 800292e:	2b04      	cmp	r3, #4
 8002930:	bf28      	it	cs
 8002932:	2304      	movcs	r3, #4
 8002934:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	3304      	adds	r3, #4
 800293a:	2b06      	cmp	r3, #6
 800293c:	d902      	bls.n	8002944 <NVIC_EncodePriority+0x30>
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	3b03      	subs	r3, #3
 8002942:	e000      	b.n	8002946 <NVIC_EncodePriority+0x32>
 8002944:	2300      	movs	r3, #0
 8002946:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002948:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	fa02 f303 	lsl.w	r3, r2, r3
 8002952:	43da      	mvns	r2, r3
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	401a      	ands	r2, r3
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800295c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	fa01 f303 	lsl.w	r3, r1, r3
 8002966:	43d9      	mvns	r1, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800296c:	4313      	orrs	r3, r2
         );
}
 800296e:	4618      	mov	r0, r3
 8002970:	3724      	adds	r7, #36	; 0x24
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
	...

0800297c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	3b01      	subs	r3, #1
 8002988:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800298c:	d301      	bcc.n	8002992 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800298e:	2301      	movs	r3, #1
 8002990:	e00f      	b.n	80029b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002992:	4a0a      	ldr	r2, [pc, #40]	; (80029bc <SysTick_Config+0x40>)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	3b01      	subs	r3, #1
 8002998:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800299a:	210f      	movs	r1, #15
 800299c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80029a0:	f7ff ff8e 	bl	80028c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029a4:	4b05      	ldr	r3, [pc, #20]	; (80029bc <SysTick_Config+0x40>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029aa:	4b04      	ldr	r3, [pc, #16]	; (80029bc <SysTick_Config+0x40>)
 80029ac:	2207      	movs	r2, #7
 80029ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3708      	adds	r7, #8
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	e000e010 	.word	0xe000e010

080029c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f7ff ff29 	bl	8002820 <__NVIC_SetPriorityGrouping>
}
 80029ce:	bf00      	nop
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b086      	sub	sp, #24
 80029da:	af00      	add	r7, sp, #0
 80029dc:	4603      	mov	r3, r0
 80029de:	60b9      	str	r1, [r7, #8]
 80029e0:	607a      	str	r2, [r7, #4]
 80029e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029e4:	2300      	movs	r3, #0
 80029e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029e8:	f7ff ff3e 	bl	8002868 <__NVIC_GetPriorityGrouping>
 80029ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	68b9      	ldr	r1, [r7, #8]
 80029f2:	6978      	ldr	r0, [r7, #20]
 80029f4:	f7ff ff8e 	bl	8002914 <NVIC_EncodePriority>
 80029f8:	4602      	mov	r2, r0
 80029fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029fe:	4611      	mov	r1, r2
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7ff ff5d 	bl	80028c0 <__NVIC_SetPriority>
}
 8002a06:	bf00      	nop
 8002a08:	3718      	adds	r7, #24
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b082      	sub	sp, #8
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	4603      	mov	r3, r0
 8002a16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7ff ff31 	bl	8002884 <__NVIC_EnableIRQ>
}
 8002a22:	bf00      	nop
 8002a24:	3708      	adds	r7, #8
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b082      	sub	sp, #8
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f7ff ffa2 	bl	800297c <SysTick_Config>
 8002a38:	4603      	mov	r3, r0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
	...

08002a44 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b086      	sub	sp, #24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a50:	f7ff feb8 	bl	80027c4 <HAL_GetTick>
 8002a54:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d101      	bne.n	8002a60 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e099      	b.n	8002b94 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2202      	movs	r2, #2
 8002a6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f022 0201 	bic.w	r2, r2, #1
 8002a7e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a80:	e00f      	b.n	8002aa2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a82:	f7ff fe9f 	bl	80027c4 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b05      	cmp	r3, #5
 8002a8e:	d908      	bls.n	8002aa2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2220      	movs	r2, #32
 8002a94:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2203      	movs	r2, #3
 8002a9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	e078      	b.n	8002b94 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d1e8      	bne.n	8002a82 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ab8:	697a      	ldr	r2, [r7, #20]
 8002aba:	4b38      	ldr	r3, [pc, #224]	; (8002b9c <HAL_DMA_Init+0x158>)
 8002abc:	4013      	ands	r3, r2
 8002abe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	685a      	ldr	r2, [r3, #4]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ace:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	691b      	ldr	r3, [r3, #16]
 8002ad4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ada:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	699b      	ldr	r3, [r3, #24]
 8002ae0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ae6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6a1b      	ldr	r3, [r3, #32]
 8002aec:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aee:	697a      	ldr	r2, [r7, #20]
 8002af0:	4313      	orrs	r3, r2
 8002af2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af8:	2b04      	cmp	r3, #4
 8002afa:	d107      	bne.n	8002b0c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b04:	4313      	orrs	r3, r2
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	697a      	ldr	r2, [r7, #20]
 8002b12:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	695b      	ldr	r3, [r3, #20]
 8002b1a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	f023 0307 	bic.w	r3, r3, #7
 8002b22:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b28:	697a      	ldr	r2, [r7, #20]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b32:	2b04      	cmp	r3, #4
 8002b34:	d117      	bne.n	8002b66 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b3a:	697a      	ldr	r2, [r7, #20]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d00e      	beq.n	8002b66 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f000 fa91 	bl	8003070 <DMA_CheckFifoParam>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d008      	beq.n	8002b66 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2240      	movs	r2, #64	; 0x40
 8002b58:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002b62:	2301      	movs	r3, #1
 8002b64:	e016      	b.n	8002b94 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	697a      	ldr	r2, [r7, #20]
 8002b6c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f000 fa48 	bl	8003004 <DMA_CalcBaseAndBitshift>
 8002b74:	4603      	mov	r3, r0
 8002b76:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b7c:	223f      	movs	r2, #63	; 0x3f
 8002b7e:	409a      	lsls	r2, r3
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3718      	adds	r7, #24
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	f010803f 	.word	0xf010803f

08002ba0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b086      	sub	sp, #24
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
 8002bac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bb6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d101      	bne.n	8002bc6 <HAL_DMA_Start_IT+0x26>
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	e040      	b.n	8002c48 <HAL_DMA_Start_IT+0xa8>
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d12f      	bne.n	8002c3a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2202      	movs	r2, #2
 8002bde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2200      	movs	r2, #0
 8002be6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	68b9      	ldr	r1, [r7, #8]
 8002bee:	68f8      	ldr	r0, [r7, #12]
 8002bf0:	f000 f9da 	bl	8002fa8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bf8:	223f      	movs	r2, #63	; 0x3f
 8002bfa:	409a      	lsls	r2, r3
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f042 0216 	orr.w	r2, r2, #22
 8002c0e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d007      	beq.n	8002c28 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f042 0208 	orr.w	r2, r2, #8
 8002c26:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f042 0201 	orr.w	r2, r2, #1
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	e005      	b.n	8002c46 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c42:	2302      	movs	r3, #2
 8002c44:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c46:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3718      	adds	r7, #24
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d004      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2280      	movs	r2, #128	; 0x80
 8002c68:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e00c      	b.n	8002c88 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2205      	movs	r2, #5
 8002c72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f022 0201 	bic.w	r2, r2, #1
 8002c84:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c86:	2300      	movs	r3, #0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr

08002c94 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b086      	sub	sp, #24
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ca0:	4b92      	ldr	r3, [pc, #584]	; (8002eec <HAL_DMA_IRQHandler+0x258>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a92      	ldr	r2, [pc, #584]	; (8002ef0 <HAL_DMA_IRQHandler+0x25c>)
 8002ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8002caa:	0a9b      	lsrs	r3, r3, #10
 8002cac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cb2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cbe:	2208      	movs	r2, #8
 8002cc0:	409a      	lsls	r2, r3
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d01a      	beq.n	8002d00 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0304 	and.w	r3, r3, #4
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d013      	beq.n	8002d00 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f022 0204 	bic.w	r2, r2, #4
 8002ce6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cec:	2208      	movs	r2, #8
 8002cee:	409a      	lsls	r2, r3
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cf8:	f043 0201 	orr.w	r2, r3, #1
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d04:	2201      	movs	r2, #1
 8002d06:	409a      	lsls	r2, r3
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d012      	beq.n	8002d36 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	695b      	ldr	r3, [r3, #20]
 8002d16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d00b      	beq.n	8002d36 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d22:	2201      	movs	r2, #1
 8002d24:	409a      	lsls	r2, r3
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d2e:	f043 0202 	orr.w	r2, r3, #2
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d3a:	2204      	movs	r2, #4
 8002d3c:	409a      	lsls	r2, r3
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	4013      	ands	r3, r2
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d012      	beq.n	8002d6c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 0302 	and.w	r3, r3, #2
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d00b      	beq.n	8002d6c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d58:	2204      	movs	r2, #4
 8002d5a:	409a      	lsls	r2, r3
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d64:	f043 0204 	orr.w	r2, r3, #4
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d70:	2210      	movs	r2, #16
 8002d72:	409a      	lsls	r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	4013      	ands	r3, r2
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d043      	beq.n	8002e04 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0308 	and.w	r3, r3, #8
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d03c      	beq.n	8002e04 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d8e:	2210      	movs	r2, #16
 8002d90:	409a      	lsls	r2, r3
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d018      	beq.n	8002dd6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d108      	bne.n	8002dc4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d024      	beq.n	8002e04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	4798      	blx	r3
 8002dc2:	e01f      	b.n	8002e04 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d01b      	beq.n	8002e04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	4798      	blx	r3
 8002dd4:	e016      	b.n	8002e04 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d107      	bne.n	8002df4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f022 0208 	bic.w	r2, r2, #8
 8002df2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d003      	beq.n	8002e04 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e08:	2220      	movs	r2, #32
 8002e0a:	409a      	lsls	r2, r3
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	f000 808e 	beq.w	8002f32 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 0310 	and.w	r3, r3, #16
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	f000 8086 	beq.w	8002f32 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e2a:	2220      	movs	r2, #32
 8002e2c:	409a      	lsls	r2, r3
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	2b05      	cmp	r3, #5
 8002e3c:	d136      	bne.n	8002eac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f022 0216 	bic.w	r2, r2, #22
 8002e4c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	695a      	ldr	r2, [r3, #20]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e5c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d103      	bne.n	8002e6e <HAL_DMA_IRQHandler+0x1da>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d007      	beq.n	8002e7e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f022 0208 	bic.w	r2, r2, #8
 8002e7c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e82:	223f      	movs	r2, #63	; 0x3f
 8002e84:	409a      	lsls	r2, r3
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2201      	movs	r2, #1
 8002e96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d07d      	beq.n	8002f9e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	4798      	blx	r3
        }
        return;
 8002eaa:	e078      	b.n	8002f9e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d01c      	beq.n	8002ef4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d108      	bne.n	8002eda <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d030      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	4798      	blx	r3
 8002ed8:	e02b      	b.n	8002f32 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d027      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	4798      	blx	r3
 8002eea:	e022      	b.n	8002f32 <HAL_DMA_IRQHandler+0x29e>
 8002eec:	20000000 	.word	0x20000000
 8002ef0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d10f      	bne.n	8002f22 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	681a      	ldr	r2, [r3, #0]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f022 0210 	bic.w	r2, r2, #16
 8002f10:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d003      	beq.n	8002f32 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d032      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f3e:	f003 0301 	and.w	r3, r3, #1
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d022      	beq.n	8002f8c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2205      	movs	r2, #5
 8002f4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f022 0201 	bic.w	r2, r2, #1
 8002f5c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	3301      	adds	r3, #1
 8002f62:	60bb      	str	r3, [r7, #8]
 8002f64:	697a      	ldr	r2, [r7, #20]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d307      	bcc.n	8002f7a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0301 	and.w	r3, r3, #1
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d1f2      	bne.n	8002f5e <HAL_DMA_IRQHandler+0x2ca>
 8002f78:	e000      	b.n	8002f7c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002f7a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d005      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	4798      	blx	r3
 8002f9c:	e000      	b.n	8002fa0 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002f9e:	bf00      	nop
    }
  }
}
 8002fa0:	3718      	adds	r7, #24
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop

08002fa8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b085      	sub	sp, #20
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	60f8      	str	r0, [r7, #12]
 8002fb0:	60b9      	str	r1, [r7, #8]
 8002fb2:	607a      	str	r2, [r7, #4]
 8002fb4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002fc4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	683a      	ldr	r2, [r7, #0]
 8002fcc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	2b40      	cmp	r3, #64	; 0x40
 8002fd4:	d108      	bne.n	8002fe8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	68ba      	ldr	r2, [r7, #8]
 8002fe4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002fe6:	e007      	b.n	8002ff8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	68ba      	ldr	r2, [r7, #8]
 8002fee:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	60da      	str	r2, [r3, #12]
}
 8002ff8:	bf00      	nop
 8002ffa:	3714      	adds	r7, #20
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003002:	4770      	bx	lr

08003004 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003004:	b480      	push	{r7}
 8003006:	b085      	sub	sp, #20
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	b2db      	uxtb	r3, r3
 8003012:	3b10      	subs	r3, #16
 8003014:	4a14      	ldr	r2, [pc, #80]	; (8003068 <DMA_CalcBaseAndBitshift+0x64>)
 8003016:	fba2 2303 	umull	r2, r3, r2, r3
 800301a:	091b      	lsrs	r3, r3, #4
 800301c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800301e:	4a13      	ldr	r2, [pc, #76]	; (800306c <DMA_CalcBaseAndBitshift+0x68>)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	4413      	add	r3, r2
 8003024:	781b      	ldrb	r3, [r3, #0]
 8003026:	461a      	mov	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2b03      	cmp	r3, #3
 8003030:	d909      	bls.n	8003046 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800303a:	f023 0303 	bic.w	r3, r3, #3
 800303e:	1d1a      	adds	r2, r3, #4
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	659a      	str	r2, [r3, #88]	; 0x58
 8003044:	e007      	b.n	8003056 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800304e:	f023 0303 	bic.w	r3, r3, #3
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800305a:	4618      	mov	r0, r3
 800305c:	3714      	adds	r7, #20
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
 8003066:	bf00      	nop
 8003068:	aaaaaaab 	.word	0xaaaaaaab
 800306c:	080052f8 	.word	0x080052f8

08003070 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003070:	b480      	push	{r7}
 8003072:	b085      	sub	sp, #20
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003078:	2300      	movs	r3, #0
 800307a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003080:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d11f      	bne.n	80030ca <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	2b03      	cmp	r3, #3
 800308e:	d855      	bhi.n	800313c <DMA_CheckFifoParam+0xcc>
 8003090:	a201      	add	r2, pc, #4	; (adr r2, 8003098 <DMA_CheckFifoParam+0x28>)
 8003092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003096:	bf00      	nop
 8003098:	080030a9 	.word	0x080030a9
 800309c:	080030bb 	.word	0x080030bb
 80030a0:	080030a9 	.word	0x080030a9
 80030a4:	0800313d 	.word	0x0800313d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d045      	beq.n	8003140 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030b8:	e042      	b.n	8003140 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030be:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80030c2:	d13f      	bne.n	8003144 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80030c8:	e03c      	b.n	8003144 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	699b      	ldr	r3, [r3, #24]
 80030ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030d2:	d121      	bne.n	8003118 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	2b03      	cmp	r3, #3
 80030d8:	d836      	bhi.n	8003148 <DMA_CheckFifoParam+0xd8>
 80030da:	a201      	add	r2, pc, #4	; (adr r2, 80030e0 <DMA_CheckFifoParam+0x70>)
 80030dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e0:	080030f1 	.word	0x080030f1
 80030e4:	080030f7 	.word	0x080030f7
 80030e8:	080030f1 	.word	0x080030f1
 80030ec:	08003109 	.word	0x08003109
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	73fb      	strb	r3, [r7, #15]
      break;
 80030f4:	e02f      	b.n	8003156 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d024      	beq.n	800314c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003106:	e021      	b.n	800314c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800310c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003110:	d11e      	bne.n	8003150 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003116:	e01b      	b.n	8003150 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	2b02      	cmp	r3, #2
 800311c:	d902      	bls.n	8003124 <DMA_CheckFifoParam+0xb4>
 800311e:	2b03      	cmp	r3, #3
 8003120:	d003      	beq.n	800312a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003122:	e018      	b.n	8003156 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	73fb      	strb	r3, [r7, #15]
      break;
 8003128:	e015      	b.n	8003156 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800312e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00e      	beq.n	8003154 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	73fb      	strb	r3, [r7, #15]
      break;
 800313a:	e00b      	b.n	8003154 <DMA_CheckFifoParam+0xe4>
      break;
 800313c:	bf00      	nop
 800313e:	e00a      	b.n	8003156 <DMA_CheckFifoParam+0xe6>
      break;
 8003140:	bf00      	nop
 8003142:	e008      	b.n	8003156 <DMA_CheckFifoParam+0xe6>
      break;
 8003144:	bf00      	nop
 8003146:	e006      	b.n	8003156 <DMA_CheckFifoParam+0xe6>
      break;
 8003148:	bf00      	nop
 800314a:	e004      	b.n	8003156 <DMA_CheckFifoParam+0xe6>
      break;
 800314c:	bf00      	nop
 800314e:	e002      	b.n	8003156 <DMA_CheckFifoParam+0xe6>
      break;   
 8003150:	bf00      	nop
 8003152:	e000      	b.n	8003156 <DMA_CheckFifoParam+0xe6>
      break;
 8003154:	bf00      	nop
    }
  } 
  
  return status; 
 8003156:	7bfb      	ldrb	r3, [r7, #15]
}
 8003158:	4618      	mov	r0, r3
 800315a:	3714      	adds	r7, #20
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003164:	b480      	push	{r7}
 8003166:	b089      	sub	sp, #36	; 0x24
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800316e:	2300      	movs	r3, #0
 8003170:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003172:	2300      	movs	r3, #0
 8003174:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003176:	2300      	movs	r3, #0
 8003178:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800317a:	2300      	movs	r3, #0
 800317c:	61fb      	str	r3, [r7, #28]
 800317e:	e16b      	b.n	8003458 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003180:	2201      	movs	r2, #1
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	697a      	ldr	r2, [r7, #20]
 8003190:	4013      	ands	r3, r2
 8003192:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003194:	693a      	ldr	r2, [r7, #16]
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	429a      	cmp	r2, r3
 800319a:	f040 815a 	bne.w	8003452 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d00b      	beq.n	80031be <HAL_GPIO_Init+0x5a>
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d007      	beq.n	80031be <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80031b2:	2b11      	cmp	r3, #17
 80031b4:	d003      	beq.n	80031be <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	2b12      	cmp	r3, #18
 80031bc:	d130      	bne.n	8003220 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	005b      	lsls	r3, r3, #1
 80031c8:	2203      	movs	r2, #3
 80031ca:	fa02 f303 	lsl.w	r3, r2, r3
 80031ce:	43db      	mvns	r3, r3
 80031d0:	69ba      	ldr	r2, [r7, #24]
 80031d2:	4013      	ands	r3, r2
 80031d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	68da      	ldr	r2, [r3, #12]
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	fa02 f303 	lsl.w	r3, r2, r3
 80031e2:	69ba      	ldr	r2, [r7, #24]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	69ba      	ldr	r2, [r7, #24]
 80031ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031f4:	2201      	movs	r2, #1
 80031f6:	69fb      	ldr	r3, [r7, #28]
 80031f8:	fa02 f303 	lsl.w	r3, r2, r3
 80031fc:	43db      	mvns	r3, r3
 80031fe:	69ba      	ldr	r2, [r7, #24]
 8003200:	4013      	ands	r3, r2
 8003202:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	091b      	lsrs	r3, r3, #4
 800320a:	f003 0201 	and.w	r2, r3, #1
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	69ba      	ldr	r2, [r7, #24]
 8003216:	4313      	orrs	r3, r2
 8003218:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	005b      	lsls	r3, r3, #1
 800322a:	2203      	movs	r2, #3
 800322c:	fa02 f303 	lsl.w	r3, r2, r3
 8003230:	43db      	mvns	r3, r3
 8003232:	69ba      	ldr	r2, [r7, #24]
 8003234:	4013      	ands	r3, r2
 8003236:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	689a      	ldr	r2, [r3, #8]
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	005b      	lsls	r3, r3, #1
 8003240:	fa02 f303 	lsl.w	r3, r2, r3
 8003244:	69ba      	ldr	r2, [r7, #24]
 8003246:	4313      	orrs	r3, r2
 8003248:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	69ba      	ldr	r2, [r7, #24]
 800324e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	2b02      	cmp	r3, #2
 8003256:	d003      	beq.n	8003260 <HAL_GPIO_Init+0xfc>
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	2b12      	cmp	r3, #18
 800325e:	d123      	bne.n	80032a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	08da      	lsrs	r2, r3, #3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	3208      	adds	r2, #8
 8003268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800326c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	f003 0307 	and.w	r3, r3, #7
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	220f      	movs	r2, #15
 8003278:	fa02 f303 	lsl.w	r3, r2, r3
 800327c:	43db      	mvns	r3, r3
 800327e:	69ba      	ldr	r2, [r7, #24]
 8003280:	4013      	ands	r3, r2
 8003282:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	691a      	ldr	r2, [r3, #16]
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	f003 0307 	and.w	r3, r3, #7
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	fa02 f303 	lsl.w	r3, r2, r3
 8003294:	69ba      	ldr	r2, [r7, #24]
 8003296:	4313      	orrs	r3, r2
 8003298:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	08da      	lsrs	r2, r3, #3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	3208      	adds	r2, #8
 80032a2:	69b9      	ldr	r1, [r7, #24]
 80032a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	2203      	movs	r2, #3
 80032b4:	fa02 f303 	lsl.w	r3, r2, r3
 80032b8:	43db      	mvns	r3, r3
 80032ba:	69ba      	ldr	r2, [r7, #24]
 80032bc:	4013      	ands	r3, r2
 80032be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f003 0203 	and.w	r2, r3, #3
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	005b      	lsls	r3, r3, #1
 80032cc:	fa02 f303 	lsl.w	r3, r2, r3
 80032d0:	69ba      	ldr	r2, [r7, #24]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	f000 80b4 	beq.w	8003452 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032ea:	2300      	movs	r3, #0
 80032ec:	60fb      	str	r3, [r7, #12]
 80032ee:	4b5f      	ldr	r3, [pc, #380]	; (800346c <HAL_GPIO_Init+0x308>)
 80032f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032f2:	4a5e      	ldr	r2, [pc, #376]	; (800346c <HAL_GPIO_Init+0x308>)
 80032f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032f8:	6453      	str	r3, [r2, #68]	; 0x44
 80032fa:	4b5c      	ldr	r3, [pc, #368]	; (800346c <HAL_GPIO_Init+0x308>)
 80032fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003302:	60fb      	str	r3, [r7, #12]
 8003304:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003306:	4a5a      	ldr	r2, [pc, #360]	; (8003470 <HAL_GPIO_Init+0x30c>)
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	089b      	lsrs	r3, r3, #2
 800330c:	3302      	adds	r3, #2
 800330e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003312:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	f003 0303 	and.w	r3, r3, #3
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	220f      	movs	r2, #15
 800331e:	fa02 f303 	lsl.w	r3, r2, r3
 8003322:	43db      	mvns	r3, r3
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	4013      	ands	r3, r2
 8003328:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a51      	ldr	r2, [pc, #324]	; (8003474 <HAL_GPIO_Init+0x310>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d02b      	beq.n	800338a <HAL_GPIO_Init+0x226>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a50      	ldr	r2, [pc, #320]	; (8003478 <HAL_GPIO_Init+0x314>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d025      	beq.n	8003386 <HAL_GPIO_Init+0x222>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a4f      	ldr	r2, [pc, #316]	; (800347c <HAL_GPIO_Init+0x318>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d01f      	beq.n	8003382 <HAL_GPIO_Init+0x21e>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a4e      	ldr	r2, [pc, #312]	; (8003480 <HAL_GPIO_Init+0x31c>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d019      	beq.n	800337e <HAL_GPIO_Init+0x21a>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a4d      	ldr	r2, [pc, #308]	; (8003484 <HAL_GPIO_Init+0x320>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d013      	beq.n	800337a <HAL_GPIO_Init+0x216>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4a4c      	ldr	r2, [pc, #304]	; (8003488 <HAL_GPIO_Init+0x324>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d00d      	beq.n	8003376 <HAL_GPIO_Init+0x212>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a4b      	ldr	r2, [pc, #300]	; (800348c <HAL_GPIO_Init+0x328>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d007      	beq.n	8003372 <HAL_GPIO_Init+0x20e>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a4a      	ldr	r2, [pc, #296]	; (8003490 <HAL_GPIO_Init+0x32c>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d101      	bne.n	800336e <HAL_GPIO_Init+0x20a>
 800336a:	2307      	movs	r3, #7
 800336c:	e00e      	b.n	800338c <HAL_GPIO_Init+0x228>
 800336e:	2308      	movs	r3, #8
 8003370:	e00c      	b.n	800338c <HAL_GPIO_Init+0x228>
 8003372:	2306      	movs	r3, #6
 8003374:	e00a      	b.n	800338c <HAL_GPIO_Init+0x228>
 8003376:	2305      	movs	r3, #5
 8003378:	e008      	b.n	800338c <HAL_GPIO_Init+0x228>
 800337a:	2304      	movs	r3, #4
 800337c:	e006      	b.n	800338c <HAL_GPIO_Init+0x228>
 800337e:	2303      	movs	r3, #3
 8003380:	e004      	b.n	800338c <HAL_GPIO_Init+0x228>
 8003382:	2302      	movs	r3, #2
 8003384:	e002      	b.n	800338c <HAL_GPIO_Init+0x228>
 8003386:	2301      	movs	r3, #1
 8003388:	e000      	b.n	800338c <HAL_GPIO_Init+0x228>
 800338a:	2300      	movs	r3, #0
 800338c:	69fa      	ldr	r2, [r7, #28]
 800338e:	f002 0203 	and.w	r2, r2, #3
 8003392:	0092      	lsls	r2, r2, #2
 8003394:	4093      	lsls	r3, r2
 8003396:	69ba      	ldr	r2, [r7, #24]
 8003398:	4313      	orrs	r3, r2
 800339a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800339c:	4934      	ldr	r1, [pc, #208]	; (8003470 <HAL_GPIO_Init+0x30c>)
 800339e:	69fb      	ldr	r3, [r7, #28]
 80033a0:	089b      	lsrs	r3, r3, #2
 80033a2:	3302      	adds	r3, #2
 80033a4:	69ba      	ldr	r2, [r7, #24]
 80033a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033aa:	4b3a      	ldr	r3, [pc, #232]	; (8003494 <HAL_GPIO_Init+0x330>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	43db      	mvns	r3, r3
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	4013      	ands	r3, r2
 80033b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d003      	beq.n	80033ce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80033c6:	69ba      	ldr	r2, [r7, #24]
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033ce:	4a31      	ldr	r2, [pc, #196]	; (8003494 <HAL_GPIO_Init+0x330>)
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80033d4:	4b2f      	ldr	r3, [pc, #188]	; (8003494 <HAL_GPIO_Init+0x330>)
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	43db      	mvns	r3, r3
 80033de:	69ba      	ldr	r2, [r7, #24]
 80033e0:	4013      	ands	r3, r2
 80033e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d003      	beq.n	80033f8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80033f0:	69ba      	ldr	r2, [r7, #24]
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033f8:	4a26      	ldr	r2, [pc, #152]	; (8003494 <HAL_GPIO_Init+0x330>)
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033fe:	4b25      	ldr	r3, [pc, #148]	; (8003494 <HAL_GPIO_Init+0x330>)
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	43db      	mvns	r3, r3
 8003408:	69ba      	ldr	r2, [r7, #24]
 800340a:	4013      	ands	r3, r2
 800340c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d003      	beq.n	8003422 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800341a:	69ba      	ldr	r2, [r7, #24]
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	4313      	orrs	r3, r2
 8003420:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003422:	4a1c      	ldr	r2, [pc, #112]	; (8003494 <HAL_GPIO_Init+0x330>)
 8003424:	69bb      	ldr	r3, [r7, #24]
 8003426:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003428:	4b1a      	ldr	r3, [pc, #104]	; (8003494 <HAL_GPIO_Init+0x330>)
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	43db      	mvns	r3, r3
 8003432:	69ba      	ldr	r2, [r7, #24]
 8003434:	4013      	ands	r3, r2
 8003436:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003440:	2b00      	cmp	r3, #0
 8003442:	d003      	beq.n	800344c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003444:	69ba      	ldr	r2, [r7, #24]
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	4313      	orrs	r3, r2
 800344a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800344c:	4a11      	ldr	r2, [pc, #68]	; (8003494 <HAL_GPIO_Init+0x330>)
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	3301      	adds	r3, #1
 8003456:	61fb      	str	r3, [r7, #28]
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	2b0f      	cmp	r3, #15
 800345c:	f67f ae90 	bls.w	8003180 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003460:	bf00      	nop
 8003462:	3724      	adds	r7, #36	; 0x24
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr
 800346c:	40023800 	.word	0x40023800
 8003470:	40013800 	.word	0x40013800
 8003474:	40020000 	.word	0x40020000
 8003478:	40020400 	.word	0x40020400
 800347c:	40020800 	.word	0x40020800
 8003480:	40020c00 	.word	0x40020c00
 8003484:	40021000 	.word	0x40021000
 8003488:	40021400 	.word	0x40021400
 800348c:	40021800 	.word	0x40021800
 8003490:	40021c00 	.word	0x40021c00
 8003494:	40013c00 	.word	0x40013c00

08003498 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	460b      	mov	r3, r1
 80034a2:	807b      	strh	r3, [r7, #2]
 80034a4:	4613      	mov	r3, r2
 80034a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034a8:	787b      	ldrb	r3, [r7, #1]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d003      	beq.n	80034b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034ae:	887a      	ldrh	r2, [r7, #2]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034b4:	e003      	b.n	80034be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034b6:	887b      	ldrh	r3, [r7, #2]
 80034b8:	041a      	lsls	r2, r3, #16
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	619a      	str	r2, [r3, #24]
}
 80034be:	bf00      	nop
 80034c0:	370c      	adds	r7, #12
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr

080034ca <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034ca:	b480      	push	{r7}
 80034cc:	b083      	sub	sp, #12
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
 80034d2:	460b      	mov	r3, r1
 80034d4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	695a      	ldr	r2, [r3, #20]
 80034da:	887b      	ldrh	r3, [r7, #2]
 80034dc:	401a      	ands	r2, r3
 80034de:	887b      	ldrh	r3, [r7, #2]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d104      	bne.n	80034ee <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80034e4:	887b      	ldrh	r3, [r7, #2]
 80034e6:	041a      	lsls	r2, r3, #16
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80034ec:	e002      	b.n	80034f4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80034ee:	887a      	ldrh	r2, [r7, #2]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	619a      	str	r2, [r3, #24]
}
 80034f4:	bf00      	nop
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr

08003500 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b086      	sub	sp, #24
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d101      	bne.n	8003512 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e25b      	b.n	80039ca <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0301 	and.w	r3, r3, #1
 800351a:	2b00      	cmp	r3, #0
 800351c:	d075      	beq.n	800360a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800351e:	4ba3      	ldr	r3, [pc, #652]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	f003 030c 	and.w	r3, r3, #12
 8003526:	2b04      	cmp	r3, #4
 8003528:	d00c      	beq.n	8003544 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800352a:	4ba0      	ldr	r3, [pc, #640]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003532:	2b08      	cmp	r3, #8
 8003534:	d112      	bne.n	800355c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003536:	4b9d      	ldr	r3, [pc, #628]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800353e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003542:	d10b      	bne.n	800355c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003544:	4b99      	ldr	r3, [pc, #612]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d05b      	beq.n	8003608 <HAL_RCC_OscConfig+0x108>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d157      	bne.n	8003608 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e236      	b.n	80039ca <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003564:	d106      	bne.n	8003574 <HAL_RCC_OscConfig+0x74>
 8003566:	4b91      	ldr	r3, [pc, #580]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a90      	ldr	r2, [pc, #576]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 800356c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003570:	6013      	str	r3, [r2, #0]
 8003572:	e01d      	b.n	80035b0 <HAL_RCC_OscConfig+0xb0>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800357c:	d10c      	bne.n	8003598 <HAL_RCC_OscConfig+0x98>
 800357e:	4b8b      	ldr	r3, [pc, #556]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a8a      	ldr	r2, [pc, #552]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003584:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003588:	6013      	str	r3, [r2, #0]
 800358a:	4b88      	ldr	r3, [pc, #544]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a87      	ldr	r2, [pc, #540]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003590:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003594:	6013      	str	r3, [r2, #0]
 8003596:	e00b      	b.n	80035b0 <HAL_RCC_OscConfig+0xb0>
 8003598:	4b84      	ldr	r3, [pc, #528]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a83      	ldr	r2, [pc, #524]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 800359e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035a2:	6013      	str	r3, [r2, #0]
 80035a4:	4b81      	ldr	r3, [pc, #516]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a80      	ldr	r2, [pc, #512]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 80035aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d013      	beq.n	80035e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b8:	f7ff f904 	bl	80027c4 <HAL_GetTick>
 80035bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035be:	e008      	b.n	80035d2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035c0:	f7ff f900 	bl	80027c4 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b64      	cmp	r3, #100	; 0x64
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e1fb      	b.n	80039ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035d2:	4b76      	ldr	r3, [pc, #472]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d0f0      	beq.n	80035c0 <HAL_RCC_OscConfig+0xc0>
 80035de:	e014      	b.n	800360a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e0:	f7ff f8f0 	bl	80027c4 <HAL_GetTick>
 80035e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035e6:	e008      	b.n	80035fa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035e8:	f7ff f8ec 	bl	80027c4 <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b64      	cmp	r3, #100	; 0x64
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e1e7      	b.n	80039ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035fa:	4b6c      	ldr	r3, [pc, #432]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d1f0      	bne.n	80035e8 <HAL_RCC_OscConfig+0xe8>
 8003606:	e000      	b.n	800360a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003608:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	2b00      	cmp	r3, #0
 8003614:	d063      	beq.n	80036de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003616:	4b65      	ldr	r3, [pc, #404]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f003 030c 	and.w	r3, r3, #12
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00b      	beq.n	800363a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003622:	4b62      	ldr	r3, [pc, #392]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800362a:	2b08      	cmp	r3, #8
 800362c:	d11c      	bne.n	8003668 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800362e:	4b5f      	ldr	r3, [pc, #380]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d116      	bne.n	8003668 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800363a:	4b5c      	ldr	r3, [pc, #368]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0302 	and.w	r3, r3, #2
 8003642:	2b00      	cmp	r3, #0
 8003644:	d005      	beq.n	8003652 <HAL_RCC_OscConfig+0x152>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	2b01      	cmp	r3, #1
 800364c:	d001      	beq.n	8003652 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e1bb      	b.n	80039ca <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003652:	4b56      	ldr	r3, [pc, #344]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	00db      	lsls	r3, r3, #3
 8003660:	4952      	ldr	r1, [pc, #328]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003662:	4313      	orrs	r3, r2
 8003664:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003666:	e03a      	b.n	80036de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	68db      	ldr	r3, [r3, #12]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d020      	beq.n	80036b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003670:	4b4f      	ldr	r3, [pc, #316]	; (80037b0 <HAL_RCC_OscConfig+0x2b0>)
 8003672:	2201      	movs	r2, #1
 8003674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003676:	f7ff f8a5 	bl	80027c4 <HAL_GetTick>
 800367a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800367c:	e008      	b.n	8003690 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800367e:	f7ff f8a1 	bl	80027c4 <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	2b02      	cmp	r3, #2
 800368a:	d901      	bls.n	8003690 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800368c:	2303      	movs	r3, #3
 800368e:	e19c      	b.n	80039ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003690:	4b46      	ldr	r3, [pc, #280]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0302 	and.w	r3, r3, #2
 8003698:	2b00      	cmp	r3, #0
 800369a:	d0f0      	beq.n	800367e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800369c:	4b43      	ldr	r3, [pc, #268]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	691b      	ldr	r3, [r3, #16]
 80036a8:	00db      	lsls	r3, r3, #3
 80036aa:	4940      	ldr	r1, [pc, #256]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	600b      	str	r3, [r1, #0]
 80036b0:	e015      	b.n	80036de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036b2:	4b3f      	ldr	r3, [pc, #252]	; (80037b0 <HAL_RCC_OscConfig+0x2b0>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036b8:	f7ff f884 	bl	80027c4 <HAL_GetTick>
 80036bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036be:	e008      	b.n	80036d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036c0:	f7ff f880 	bl	80027c4 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d901      	bls.n	80036d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e17b      	b.n	80039ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036d2:	4b36      	ldr	r3, [pc, #216]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0302 	and.w	r3, r3, #2
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d1f0      	bne.n	80036c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0308 	and.w	r3, r3, #8
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d030      	beq.n	800374c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	695b      	ldr	r3, [r3, #20]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d016      	beq.n	8003720 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036f2:	4b30      	ldr	r3, [pc, #192]	; (80037b4 <HAL_RCC_OscConfig+0x2b4>)
 80036f4:	2201      	movs	r2, #1
 80036f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036f8:	f7ff f864 	bl	80027c4 <HAL_GetTick>
 80036fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036fe:	e008      	b.n	8003712 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003700:	f7ff f860 	bl	80027c4 <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	2b02      	cmp	r3, #2
 800370c:	d901      	bls.n	8003712 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e15b      	b.n	80039ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003712:	4b26      	ldr	r3, [pc, #152]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003714:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003716:	f003 0302 	and.w	r3, r3, #2
 800371a:	2b00      	cmp	r3, #0
 800371c:	d0f0      	beq.n	8003700 <HAL_RCC_OscConfig+0x200>
 800371e:	e015      	b.n	800374c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003720:	4b24      	ldr	r3, [pc, #144]	; (80037b4 <HAL_RCC_OscConfig+0x2b4>)
 8003722:	2200      	movs	r2, #0
 8003724:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003726:	f7ff f84d 	bl	80027c4 <HAL_GetTick>
 800372a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800372c:	e008      	b.n	8003740 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800372e:	f7ff f849 	bl	80027c4 <HAL_GetTick>
 8003732:	4602      	mov	r2, r0
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	2b02      	cmp	r3, #2
 800373a:	d901      	bls.n	8003740 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	e144      	b.n	80039ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003740:	4b1a      	ldr	r3, [pc, #104]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003742:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003744:	f003 0302 	and.w	r3, r3, #2
 8003748:	2b00      	cmp	r3, #0
 800374a:	d1f0      	bne.n	800372e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0304 	and.w	r3, r3, #4
 8003754:	2b00      	cmp	r3, #0
 8003756:	f000 80a0 	beq.w	800389a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800375a:	2300      	movs	r3, #0
 800375c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800375e:	4b13      	ldr	r3, [pc, #76]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d10f      	bne.n	800378a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800376a:	2300      	movs	r3, #0
 800376c:	60bb      	str	r3, [r7, #8]
 800376e:	4b0f      	ldr	r3, [pc, #60]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003772:	4a0e      	ldr	r2, [pc, #56]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 8003774:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003778:	6413      	str	r3, [r2, #64]	; 0x40
 800377a:	4b0c      	ldr	r3, [pc, #48]	; (80037ac <HAL_RCC_OscConfig+0x2ac>)
 800377c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003782:	60bb      	str	r3, [r7, #8]
 8003784:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003786:	2301      	movs	r3, #1
 8003788:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800378a:	4b0b      	ldr	r3, [pc, #44]	; (80037b8 <HAL_RCC_OscConfig+0x2b8>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003792:	2b00      	cmp	r3, #0
 8003794:	d121      	bne.n	80037da <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003796:	4b08      	ldr	r3, [pc, #32]	; (80037b8 <HAL_RCC_OscConfig+0x2b8>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a07      	ldr	r2, [pc, #28]	; (80037b8 <HAL_RCC_OscConfig+0x2b8>)
 800379c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037a2:	f7ff f80f 	bl	80027c4 <HAL_GetTick>
 80037a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037a8:	e011      	b.n	80037ce <HAL_RCC_OscConfig+0x2ce>
 80037aa:	bf00      	nop
 80037ac:	40023800 	.word	0x40023800
 80037b0:	42470000 	.word	0x42470000
 80037b4:	42470e80 	.word	0x42470e80
 80037b8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037bc:	f7ff f802 	bl	80027c4 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e0fd      	b.n	80039ca <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ce:	4b81      	ldr	r3, [pc, #516]	; (80039d4 <HAL_RCC_OscConfig+0x4d4>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d0f0      	beq.n	80037bc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d106      	bne.n	80037f0 <HAL_RCC_OscConfig+0x2f0>
 80037e2:	4b7d      	ldr	r3, [pc, #500]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 80037e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037e6:	4a7c      	ldr	r2, [pc, #496]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 80037e8:	f043 0301 	orr.w	r3, r3, #1
 80037ec:	6713      	str	r3, [r2, #112]	; 0x70
 80037ee:	e01c      	b.n	800382a <HAL_RCC_OscConfig+0x32a>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	2b05      	cmp	r3, #5
 80037f6:	d10c      	bne.n	8003812 <HAL_RCC_OscConfig+0x312>
 80037f8:	4b77      	ldr	r3, [pc, #476]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 80037fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037fc:	4a76      	ldr	r2, [pc, #472]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 80037fe:	f043 0304 	orr.w	r3, r3, #4
 8003802:	6713      	str	r3, [r2, #112]	; 0x70
 8003804:	4b74      	ldr	r3, [pc, #464]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 8003806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003808:	4a73      	ldr	r2, [pc, #460]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 800380a:	f043 0301 	orr.w	r3, r3, #1
 800380e:	6713      	str	r3, [r2, #112]	; 0x70
 8003810:	e00b      	b.n	800382a <HAL_RCC_OscConfig+0x32a>
 8003812:	4b71      	ldr	r3, [pc, #452]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 8003814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003816:	4a70      	ldr	r2, [pc, #448]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 8003818:	f023 0301 	bic.w	r3, r3, #1
 800381c:	6713      	str	r3, [r2, #112]	; 0x70
 800381e:	4b6e      	ldr	r3, [pc, #440]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 8003820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003822:	4a6d      	ldr	r2, [pc, #436]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 8003824:	f023 0304 	bic.w	r3, r3, #4
 8003828:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d015      	beq.n	800385e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003832:	f7fe ffc7 	bl	80027c4 <HAL_GetTick>
 8003836:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003838:	e00a      	b.n	8003850 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800383a:	f7fe ffc3 	bl	80027c4 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	f241 3288 	movw	r2, #5000	; 0x1388
 8003848:	4293      	cmp	r3, r2
 800384a:	d901      	bls.n	8003850 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800384c:	2303      	movs	r3, #3
 800384e:	e0bc      	b.n	80039ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003850:	4b61      	ldr	r3, [pc, #388]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 8003852:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003854:	f003 0302 	and.w	r3, r3, #2
 8003858:	2b00      	cmp	r3, #0
 800385a:	d0ee      	beq.n	800383a <HAL_RCC_OscConfig+0x33a>
 800385c:	e014      	b.n	8003888 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800385e:	f7fe ffb1 	bl	80027c4 <HAL_GetTick>
 8003862:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003864:	e00a      	b.n	800387c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003866:	f7fe ffad 	bl	80027c4 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	f241 3288 	movw	r2, #5000	; 0x1388
 8003874:	4293      	cmp	r3, r2
 8003876:	d901      	bls.n	800387c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e0a6      	b.n	80039ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800387c:	4b56      	ldr	r3, [pc, #344]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 800387e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1ee      	bne.n	8003866 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003888:	7dfb      	ldrb	r3, [r7, #23]
 800388a:	2b01      	cmp	r3, #1
 800388c:	d105      	bne.n	800389a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800388e:	4b52      	ldr	r3, [pc, #328]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 8003890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003892:	4a51      	ldr	r2, [pc, #324]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 8003894:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003898:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	699b      	ldr	r3, [r3, #24]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	f000 8092 	beq.w	80039c8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80038a4:	4b4c      	ldr	r3, [pc, #304]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f003 030c 	and.w	r3, r3, #12
 80038ac:	2b08      	cmp	r3, #8
 80038ae:	d05c      	beq.n	800396a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d141      	bne.n	800393c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038b8:	4b48      	ldr	r3, [pc, #288]	; (80039dc <HAL_RCC_OscConfig+0x4dc>)
 80038ba:	2200      	movs	r2, #0
 80038bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038be:	f7fe ff81 	bl	80027c4 <HAL_GetTick>
 80038c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038c4:	e008      	b.n	80038d8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038c6:	f7fe ff7d 	bl	80027c4 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d901      	bls.n	80038d8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e078      	b.n	80039ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038d8:	4b3f      	ldr	r3, [pc, #252]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d1f0      	bne.n	80038c6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	69da      	ldr	r2, [r3, #28]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a1b      	ldr	r3, [r3, #32]
 80038ec:	431a      	orrs	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f2:	019b      	lsls	r3, r3, #6
 80038f4:	431a      	orrs	r2, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038fa:	085b      	lsrs	r3, r3, #1
 80038fc:	3b01      	subs	r3, #1
 80038fe:	041b      	lsls	r3, r3, #16
 8003900:	431a      	orrs	r2, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003906:	061b      	lsls	r3, r3, #24
 8003908:	4933      	ldr	r1, [pc, #204]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 800390a:	4313      	orrs	r3, r2
 800390c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800390e:	4b33      	ldr	r3, [pc, #204]	; (80039dc <HAL_RCC_OscConfig+0x4dc>)
 8003910:	2201      	movs	r2, #1
 8003912:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003914:	f7fe ff56 	bl	80027c4 <HAL_GetTick>
 8003918:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800391a:	e008      	b.n	800392e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800391c:	f7fe ff52 	bl	80027c4 <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b02      	cmp	r3, #2
 8003928:	d901      	bls.n	800392e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e04d      	b.n	80039ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800392e:	4b2a      	ldr	r3, [pc, #168]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d0f0      	beq.n	800391c <HAL_RCC_OscConfig+0x41c>
 800393a:	e045      	b.n	80039c8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800393c:	4b27      	ldr	r3, [pc, #156]	; (80039dc <HAL_RCC_OscConfig+0x4dc>)
 800393e:	2200      	movs	r2, #0
 8003940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003942:	f7fe ff3f 	bl	80027c4 <HAL_GetTick>
 8003946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003948:	e008      	b.n	800395c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800394a:	f7fe ff3b 	bl	80027c4 <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	2b02      	cmp	r3, #2
 8003956:	d901      	bls.n	800395c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e036      	b.n	80039ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800395c:	4b1e      	ldr	r3, [pc, #120]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d1f0      	bne.n	800394a <HAL_RCC_OscConfig+0x44a>
 8003968:	e02e      	b.n	80039c8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	699b      	ldr	r3, [r3, #24]
 800396e:	2b01      	cmp	r3, #1
 8003970:	d101      	bne.n	8003976 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e029      	b.n	80039ca <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003976:	4b18      	ldr	r3, [pc, #96]	; (80039d8 <HAL_RCC_OscConfig+0x4d8>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	69db      	ldr	r3, [r3, #28]
 8003986:	429a      	cmp	r2, r3
 8003988:	d11c      	bne.n	80039c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003994:	429a      	cmp	r2, r3
 8003996:	d115      	bne.n	80039c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800399e:	4013      	ands	r3, r2
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d10d      	bne.n	80039c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d106      	bne.n	80039c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d001      	beq.n	80039c8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e000      	b.n	80039ca <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3718      	adds	r7, #24
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	40007000 	.word	0x40007000
 80039d8:	40023800 	.word	0x40023800
 80039dc:	42470060 	.word	0x42470060

080039e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d101      	bne.n	80039f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e0cc      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039f4:	4b68      	ldr	r3, [pc, #416]	; (8003b98 <HAL_RCC_ClockConfig+0x1b8>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 030f 	and.w	r3, r3, #15
 80039fc:	683a      	ldr	r2, [r7, #0]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d90c      	bls.n	8003a1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a02:	4b65      	ldr	r3, [pc, #404]	; (8003b98 <HAL_RCC_ClockConfig+0x1b8>)
 8003a04:	683a      	ldr	r2, [r7, #0]
 8003a06:	b2d2      	uxtb	r2, r2
 8003a08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a0a:	4b63      	ldr	r3, [pc, #396]	; (8003b98 <HAL_RCC_ClockConfig+0x1b8>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 030f 	and.w	r3, r3, #15
 8003a12:	683a      	ldr	r2, [r7, #0]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d001      	beq.n	8003a1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e0b8      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0302 	and.w	r3, r3, #2
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d020      	beq.n	8003a6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0304 	and.w	r3, r3, #4
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d005      	beq.n	8003a40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a34:	4b59      	ldr	r3, [pc, #356]	; (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	4a58      	ldr	r2, [pc, #352]	; (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a3a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a3e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0308 	and.w	r3, r3, #8
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d005      	beq.n	8003a58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a4c:	4b53      	ldr	r3, [pc, #332]	; (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	4a52      	ldr	r2, [pc, #328]	; (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a52:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003a56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a58:	4b50      	ldr	r3, [pc, #320]	; (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	494d      	ldr	r1, [pc, #308]	; (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a66:	4313      	orrs	r3, r2
 8003a68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d044      	beq.n	8003b00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d107      	bne.n	8003a8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a7e:	4b47      	ldr	r3, [pc, #284]	; (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d119      	bne.n	8003abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e07f      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d003      	beq.n	8003a9e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a9a:	2b03      	cmp	r3, #3
 8003a9c:	d107      	bne.n	8003aae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a9e:	4b3f      	ldr	r3, [pc, #252]	; (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d109      	bne.n	8003abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e06f      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aae:	4b3b      	ldr	r3, [pc, #236]	; (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d101      	bne.n	8003abe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e067      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003abe:	4b37      	ldr	r3, [pc, #220]	; (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f023 0203 	bic.w	r2, r3, #3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	4934      	ldr	r1, [pc, #208]	; (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003acc:	4313      	orrs	r3, r2
 8003ace:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ad0:	f7fe fe78 	bl	80027c4 <HAL_GetTick>
 8003ad4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ad6:	e00a      	b.n	8003aee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ad8:	f7fe fe74 	bl	80027c4 <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d901      	bls.n	8003aee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003aea:	2303      	movs	r3, #3
 8003aec:	e04f      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aee:	4b2b      	ldr	r3, [pc, #172]	; (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	f003 020c 	and.w	r2, r3, #12
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d1eb      	bne.n	8003ad8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b00:	4b25      	ldr	r3, [pc, #148]	; (8003b98 <HAL_RCC_ClockConfig+0x1b8>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 030f 	and.w	r3, r3, #15
 8003b08:	683a      	ldr	r2, [r7, #0]
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d20c      	bcs.n	8003b28 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b0e:	4b22      	ldr	r3, [pc, #136]	; (8003b98 <HAL_RCC_ClockConfig+0x1b8>)
 8003b10:	683a      	ldr	r2, [r7, #0]
 8003b12:	b2d2      	uxtb	r2, r2
 8003b14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b16:	4b20      	ldr	r3, [pc, #128]	; (8003b98 <HAL_RCC_ClockConfig+0x1b8>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 030f 	and.w	r3, r3, #15
 8003b1e:	683a      	ldr	r2, [r7, #0]
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d001      	beq.n	8003b28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b24:	2301      	movs	r3, #1
 8003b26:	e032      	b.n	8003b8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0304 	and.w	r3, r3, #4
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d008      	beq.n	8003b46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b34:	4b19      	ldr	r3, [pc, #100]	; (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	4916      	ldr	r1, [pc, #88]	; (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0308 	and.w	r3, r3, #8
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d009      	beq.n	8003b66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b52:	4b12      	ldr	r3, [pc, #72]	; (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	691b      	ldr	r3, [r3, #16]
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	490e      	ldr	r1, [pc, #56]	; (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b66:	f000 f821 	bl	8003bac <HAL_RCC_GetSysClockFreq>
 8003b6a:	4601      	mov	r1, r0
 8003b6c:	4b0b      	ldr	r3, [pc, #44]	; (8003b9c <HAL_RCC_ClockConfig+0x1bc>)
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	091b      	lsrs	r3, r3, #4
 8003b72:	f003 030f 	and.w	r3, r3, #15
 8003b76:	4a0a      	ldr	r2, [pc, #40]	; (8003ba0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b78:	5cd3      	ldrb	r3, [r2, r3]
 8003b7a:	fa21 f303 	lsr.w	r3, r1, r3
 8003b7e:	4a09      	ldr	r2, [pc, #36]	; (8003ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003b82:	4b09      	ldr	r3, [pc, #36]	; (8003ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4618      	mov	r0, r3
 8003b88:	f7fe fdd8 	bl	800273c <HAL_InitTick>

  return HAL_OK;
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3710      	adds	r7, #16
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	40023c00 	.word	0x40023c00
 8003b9c:	40023800 	.word	0x40023800
 8003ba0:	080052e0 	.word	0x080052e0
 8003ba4:	20000000 	.word	0x20000000
 8003ba8:	20000004 	.word	0x20000004

08003bac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bae:	b085      	sub	sp, #20
 8003bb0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	607b      	str	r3, [r7, #4]
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	60fb      	str	r3, [r7, #12]
 8003bba:	2300      	movs	r3, #0
 8003bbc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bc2:	4b63      	ldr	r3, [pc, #396]	; (8003d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	f003 030c 	and.w	r3, r3, #12
 8003bca:	2b04      	cmp	r3, #4
 8003bcc:	d007      	beq.n	8003bde <HAL_RCC_GetSysClockFreq+0x32>
 8003bce:	2b08      	cmp	r3, #8
 8003bd0:	d008      	beq.n	8003be4 <HAL_RCC_GetSysClockFreq+0x38>
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	f040 80b4 	bne.w	8003d40 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003bd8:	4b5e      	ldr	r3, [pc, #376]	; (8003d54 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003bda:	60bb      	str	r3, [r7, #8]
       break;
 8003bdc:	e0b3      	b.n	8003d46 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003bde:	4b5e      	ldr	r3, [pc, #376]	; (8003d58 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003be0:	60bb      	str	r3, [r7, #8]
      break;
 8003be2:	e0b0      	b.n	8003d46 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003be4:	4b5a      	ldr	r3, [pc, #360]	; (8003d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bec:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003bee:	4b58      	ldr	r3, [pc, #352]	; (8003d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d04a      	beq.n	8003c90 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bfa:	4b55      	ldr	r3, [pc, #340]	; (8003d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	099b      	lsrs	r3, r3, #6
 8003c00:	f04f 0400 	mov.w	r4, #0
 8003c04:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003c08:	f04f 0200 	mov.w	r2, #0
 8003c0c:	ea03 0501 	and.w	r5, r3, r1
 8003c10:	ea04 0602 	and.w	r6, r4, r2
 8003c14:	4629      	mov	r1, r5
 8003c16:	4632      	mov	r2, r6
 8003c18:	f04f 0300 	mov.w	r3, #0
 8003c1c:	f04f 0400 	mov.w	r4, #0
 8003c20:	0154      	lsls	r4, r2, #5
 8003c22:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003c26:	014b      	lsls	r3, r1, #5
 8003c28:	4619      	mov	r1, r3
 8003c2a:	4622      	mov	r2, r4
 8003c2c:	1b49      	subs	r1, r1, r5
 8003c2e:	eb62 0206 	sbc.w	r2, r2, r6
 8003c32:	f04f 0300 	mov.w	r3, #0
 8003c36:	f04f 0400 	mov.w	r4, #0
 8003c3a:	0194      	lsls	r4, r2, #6
 8003c3c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003c40:	018b      	lsls	r3, r1, #6
 8003c42:	1a5b      	subs	r3, r3, r1
 8003c44:	eb64 0402 	sbc.w	r4, r4, r2
 8003c48:	f04f 0100 	mov.w	r1, #0
 8003c4c:	f04f 0200 	mov.w	r2, #0
 8003c50:	00e2      	lsls	r2, r4, #3
 8003c52:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003c56:	00d9      	lsls	r1, r3, #3
 8003c58:	460b      	mov	r3, r1
 8003c5a:	4614      	mov	r4, r2
 8003c5c:	195b      	adds	r3, r3, r5
 8003c5e:	eb44 0406 	adc.w	r4, r4, r6
 8003c62:	f04f 0100 	mov.w	r1, #0
 8003c66:	f04f 0200 	mov.w	r2, #0
 8003c6a:	0262      	lsls	r2, r4, #9
 8003c6c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003c70:	0259      	lsls	r1, r3, #9
 8003c72:	460b      	mov	r3, r1
 8003c74:	4614      	mov	r4, r2
 8003c76:	4618      	mov	r0, r3
 8003c78:	4621      	mov	r1, r4
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	f04f 0400 	mov.w	r4, #0
 8003c80:	461a      	mov	r2, r3
 8003c82:	4623      	mov	r3, r4
 8003c84:	f7fc faa8 	bl	80001d8 <__aeabi_uldivmod>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	460c      	mov	r4, r1
 8003c8c:	60fb      	str	r3, [r7, #12]
 8003c8e:	e049      	b.n	8003d24 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c90:	4b2f      	ldr	r3, [pc, #188]	; (8003d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	099b      	lsrs	r3, r3, #6
 8003c96:	f04f 0400 	mov.w	r4, #0
 8003c9a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003c9e:	f04f 0200 	mov.w	r2, #0
 8003ca2:	ea03 0501 	and.w	r5, r3, r1
 8003ca6:	ea04 0602 	and.w	r6, r4, r2
 8003caa:	4629      	mov	r1, r5
 8003cac:	4632      	mov	r2, r6
 8003cae:	f04f 0300 	mov.w	r3, #0
 8003cb2:	f04f 0400 	mov.w	r4, #0
 8003cb6:	0154      	lsls	r4, r2, #5
 8003cb8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003cbc:	014b      	lsls	r3, r1, #5
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	4622      	mov	r2, r4
 8003cc2:	1b49      	subs	r1, r1, r5
 8003cc4:	eb62 0206 	sbc.w	r2, r2, r6
 8003cc8:	f04f 0300 	mov.w	r3, #0
 8003ccc:	f04f 0400 	mov.w	r4, #0
 8003cd0:	0194      	lsls	r4, r2, #6
 8003cd2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003cd6:	018b      	lsls	r3, r1, #6
 8003cd8:	1a5b      	subs	r3, r3, r1
 8003cda:	eb64 0402 	sbc.w	r4, r4, r2
 8003cde:	f04f 0100 	mov.w	r1, #0
 8003ce2:	f04f 0200 	mov.w	r2, #0
 8003ce6:	00e2      	lsls	r2, r4, #3
 8003ce8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003cec:	00d9      	lsls	r1, r3, #3
 8003cee:	460b      	mov	r3, r1
 8003cf0:	4614      	mov	r4, r2
 8003cf2:	195b      	adds	r3, r3, r5
 8003cf4:	eb44 0406 	adc.w	r4, r4, r6
 8003cf8:	f04f 0100 	mov.w	r1, #0
 8003cfc:	f04f 0200 	mov.w	r2, #0
 8003d00:	02a2      	lsls	r2, r4, #10
 8003d02:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003d06:	0299      	lsls	r1, r3, #10
 8003d08:	460b      	mov	r3, r1
 8003d0a:	4614      	mov	r4, r2
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	4621      	mov	r1, r4
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f04f 0400 	mov.w	r4, #0
 8003d16:	461a      	mov	r2, r3
 8003d18:	4623      	mov	r3, r4
 8003d1a:	f7fc fa5d 	bl	80001d8 <__aeabi_uldivmod>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	460c      	mov	r4, r1
 8003d22:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003d24:	4b0a      	ldr	r3, [pc, #40]	; (8003d50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	0c1b      	lsrs	r3, r3, #16
 8003d2a:	f003 0303 	and.w	r3, r3, #3
 8003d2e:	3301      	adds	r3, #1
 8003d30:	005b      	lsls	r3, r3, #1
 8003d32:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003d34:	68fa      	ldr	r2, [r7, #12]
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d3c:	60bb      	str	r3, [r7, #8]
      break;
 8003d3e:	e002      	b.n	8003d46 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d40:	4b04      	ldr	r3, [pc, #16]	; (8003d54 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003d42:	60bb      	str	r3, [r7, #8]
      break;
 8003d44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d46:	68bb      	ldr	r3, [r7, #8]
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3714      	adds	r7, #20
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d50:	40023800 	.word	0x40023800
 8003d54:	00f42400 	.word	0x00f42400
 8003d58:	007a1200 	.word	0x007a1200

08003d5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d60:	4b03      	ldr	r3, [pc, #12]	; (8003d70 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d62:	681b      	ldr	r3, [r3, #0]
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	20000000 	.word	0x20000000

08003d74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003d78:	f7ff fff0 	bl	8003d5c <HAL_RCC_GetHCLKFreq>
 8003d7c:	4601      	mov	r1, r0
 8003d7e:	4b05      	ldr	r3, [pc, #20]	; (8003d94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	0a9b      	lsrs	r3, r3, #10
 8003d84:	f003 0307 	and.w	r3, r3, #7
 8003d88:	4a03      	ldr	r2, [pc, #12]	; (8003d98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d8a:	5cd3      	ldrb	r3, [r2, r3]
 8003d8c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	40023800 	.word	0x40023800
 8003d98:	080052f0 	.word	0x080052f0

08003d9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003da0:	f7ff ffdc 	bl	8003d5c <HAL_RCC_GetHCLKFreq>
 8003da4:	4601      	mov	r1, r0
 8003da6:	4b05      	ldr	r3, [pc, #20]	; (8003dbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	0b5b      	lsrs	r3, r3, #13
 8003dac:	f003 0307 	and.w	r3, r3, #7
 8003db0:	4a03      	ldr	r2, [pc, #12]	; (8003dc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003db2:	5cd3      	ldrb	r3, [r2, r3]
 8003db4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	40023800 	.word	0x40023800
 8003dc0:	080052f0 	.word	0x080052f0

08003dc4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b082      	sub	sp, #8
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e03f      	b.n	8003e56 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d106      	bne.n	8003df0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f7fe faea 	bl	80023c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2224      	movs	r2, #36	; 0x24
 8003df4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	68da      	ldr	r2, [r3, #12]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e08:	6878      	ldr	r0, [r7, #4]
 8003e0a:	f000 fc2d 	bl	8004668 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	691a      	ldr	r2, [r3, #16]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	695a      	ldr	r2, [r3, #20]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68da      	ldr	r2, [r3, #12]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2220      	movs	r2, #32
 8003e48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2220      	movs	r2, #32
 8003e50:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3708      	adds	r7, #8
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
	...

08003e60 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b086      	sub	sp, #24
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	4613      	mov	r3, r2
 8003e6c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	2b20      	cmp	r3, #32
 8003e78:	d153      	bne.n	8003f22 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d002      	beq.n	8003e86 <HAL_UART_Transmit_DMA+0x26>
 8003e80:	88fb      	ldrh	r3, [r7, #6]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d101      	bne.n	8003e8a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e04c      	b.n	8003f24 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d101      	bne.n	8003e98 <HAL_UART_Transmit_DMA+0x38>
 8003e94:	2302      	movs	r3, #2
 8003e96:	e045      	b.n	8003f24 <HAL_UART_Transmit_DMA+0xc4>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8003ea0:	68ba      	ldr	r2, [r7, #8]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	88fa      	ldrh	r2, [r7, #6]
 8003eaa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	88fa      	ldrh	r2, [r7, #6]
 8003eb0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2221      	movs	r2, #33	; 0x21
 8003ebc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec4:	4a19      	ldr	r2, [pc, #100]	; (8003f2c <HAL_UART_Transmit_DMA+0xcc>)
 8003ec6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ecc:	4a18      	ldr	r2, [pc, #96]	; (8003f30 <HAL_UART_Transmit_DMA+0xd0>)
 8003ece:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed4:	4a17      	ldr	r2, [pc, #92]	; (8003f34 <HAL_UART_Transmit_DMA+0xd4>)
 8003ed6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003edc:	2200      	movs	r2, #0
 8003ede:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8003ee0:	f107 0308 	add.w	r3, r7, #8
 8003ee4:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	6819      	ldr	r1, [r3, #0]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	3304      	adds	r3, #4
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	88fb      	ldrh	r3, [r7, #6]
 8003ef8:	f7fe fe52 	bl	8002ba0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003f04:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	695a      	ldr	r2, [r3, #20]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003f1c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	e000      	b.n	8003f24 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8003f22:	2302      	movs	r3, #2
  }
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3718      	adds	r7, #24
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	08004275 	.word	0x08004275
 8003f30:	080042c7 	.word	0x080042c7
 8003f34:	08004367 	.word	0x08004367

08003f38 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	4613      	mov	r3, r2
 8003f44:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	2b20      	cmp	r3, #32
 8003f50:	d166      	bne.n	8004020 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d002      	beq.n	8003f5e <HAL_UART_Receive_DMA+0x26>
 8003f58:	88fb      	ldrh	r3, [r7, #6]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d101      	bne.n	8003f62 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e05f      	b.n	8004022 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d101      	bne.n	8003f70 <HAL_UART_Receive_DMA+0x38>
 8003f6c:	2302      	movs	r3, #2
 8003f6e:	e058      	b.n	8004022 <HAL_UART_Receive_DMA+0xea>
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003f78:	68ba      	ldr	r2, [r7, #8]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	88fa      	ldrh	r2, [r7, #6]
 8003f82:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2200      	movs	r2, #0
 8003f88:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2222      	movs	r2, #34	; 0x22
 8003f8e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f96:	4a25      	ldr	r2, [pc, #148]	; (800402c <HAL_UART_Receive_DMA+0xf4>)
 8003f98:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f9e:	4a24      	ldr	r2, [pc, #144]	; (8004030 <HAL_UART_Receive_DMA+0xf8>)
 8003fa0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fa6:	4a23      	ldr	r2, [pc, #140]	; (8004034 <HAL_UART_Receive_DMA+0xfc>)
 8003fa8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fae:	2200      	movs	r2, #0
 8003fb0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8003fb2:	f107 0308 	add.w	r3, r7, #8
 8003fb6:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	3304      	adds	r3, #4
 8003fc2:	4619      	mov	r1, r3
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	88fb      	ldrh	r3, [r7, #6]
 8003fca:	f7fe fde9 	bl	8002ba0 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8003fce:	2300      	movs	r3, #0
 8003fd0:	613b      	str	r3, [r7, #16]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	613b      	str	r3, [r7, #16]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	613b      	str	r3, [r7, #16]
 8003fe2:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68da      	ldr	r2, [r3, #12]
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ffa:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	695a      	ldr	r2, [r3, #20]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f042 0201 	orr.w	r2, r2, #1
 800400a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	695a      	ldr	r2, [r3, #20]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800401a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800401c:	2300      	movs	r3, #0
 800401e:	e000      	b.n	8004022 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004020:	2302      	movs	r3, #2
  }
}
 8004022:	4618      	mov	r0, r3
 8004024:	3718      	adds	r7, #24
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	080042e3 	.word	0x080042e3
 8004030:	0800434b 	.word	0x0800434b
 8004034:	08004367 	.word	0x08004367

08004038 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b088      	sub	sp, #32
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	695b      	ldr	r3, [r3, #20]
 8004056:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004058:	2300      	movs	r3, #0
 800405a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800405c:	2300      	movs	r3, #0
 800405e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	f003 030f 	and.w	r3, r3, #15
 8004066:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d10d      	bne.n	800408a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	f003 0320 	and.w	r3, r3, #32
 8004074:	2b00      	cmp	r3, #0
 8004076:	d008      	beq.n	800408a <HAL_UART_IRQHandler+0x52>
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	f003 0320 	and.w	r3, r3, #32
 800407e:	2b00      	cmp	r3, #0
 8004080:	d003      	beq.n	800408a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 fa6f 	bl	8004566 <UART_Receive_IT>
      return;
 8004088:	e0d1      	b.n	800422e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	2b00      	cmp	r3, #0
 800408e:	f000 80b0 	beq.w	80041f2 <HAL_UART_IRQHandler+0x1ba>
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	f003 0301 	and.w	r3, r3, #1
 8004098:	2b00      	cmp	r3, #0
 800409a:	d105      	bne.n	80040a8 <HAL_UART_IRQHandler+0x70>
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	f000 80a5 	beq.w	80041f2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	f003 0301 	and.w	r3, r3, #1
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d00a      	beq.n	80040c8 <HAL_UART_IRQHandler+0x90>
 80040b2:	69bb      	ldr	r3, [r7, #24]
 80040b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d005      	beq.n	80040c8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040c0:	f043 0201 	orr.w	r2, r3, #1
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	f003 0304 	and.w	r3, r3, #4
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00a      	beq.n	80040e8 <HAL_UART_IRQHandler+0xb0>
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	f003 0301 	and.w	r3, r3, #1
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d005      	beq.n	80040e8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040e0:	f043 0202 	orr.w	r2, r3, #2
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	f003 0302 	and.w	r3, r3, #2
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00a      	beq.n	8004108 <HAL_UART_IRQHandler+0xd0>
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	f003 0301 	and.w	r3, r3, #1
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d005      	beq.n	8004108 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004100:	f043 0204 	orr.w	r2, r3, #4
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	f003 0308 	and.w	r3, r3, #8
 800410e:	2b00      	cmp	r3, #0
 8004110:	d00f      	beq.n	8004132 <HAL_UART_IRQHandler+0xfa>
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	f003 0320 	and.w	r3, r3, #32
 8004118:	2b00      	cmp	r3, #0
 800411a:	d104      	bne.n	8004126 <HAL_UART_IRQHandler+0xee>
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	f003 0301 	and.w	r3, r3, #1
 8004122:	2b00      	cmp	r3, #0
 8004124:	d005      	beq.n	8004132 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800412a:	f043 0208 	orr.w	r2, r3, #8
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004136:	2b00      	cmp	r3, #0
 8004138:	d078      	beq.n	800422c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800413a:	69fb      	ldr	r3, [r7, #28]
 800413c:	f003 0320 	and.w	r3, r3, #32
 8004140:	2b00      	cmp	r3, #0
 8004142:	d007      	beq.n	8004154 <HAL_UART_IRQHandler+0x11c>
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	f003 0320 	and.w	r3, r3, #32
 800414a:	2b00      	cmp	r3, #0
 800414c:	d002      	beq.n	8004154 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f000 fa09 	bl	8004566 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800415e:	2b40      	cmp	r3, #64	; 0x40
 8004160:	bf0c      	ite	eq
 8004162:	2301      	moveq	r3, #1
 8004164:	2300      	movne	r3, #0
 8004166:	b2db      	uxtb	r3, r3
 8004168:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800416e:	f003 0308 	and.w	r3, r3, #8
 8004172:	2b00      	cmp	r3, #0
 8004174:	d102      	bne.n	800417c <HAL_UART_IRQHandler+0x144>
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d031      	beq.n	80041e0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f000 f952 	bl	8004426 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	695b      	ldr	r3, [r3, #20]
 8004188:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800418c:	2b40      	cmp	r3, #64	; 0x40
 800418e:	d123      	bne.n	80041d8 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	695a      	ldr	r2, [r3, #20]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800419e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d013      	beq.n	80041d0 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ac:	4a21      	ldr	r2, [pc, #132]	; (8004234 <HAL_UART_IRQHandler+0x1fc>)
 80041ae:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041b4:	4618      	mov	r0, r3
 80041b6:	f7fe fd4b 	bl	8002c50 <HAL_DMA_Abort_IT>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d016      	beq.n	80041ee <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80041ca:	4610      	mov	r0, r2
 80041cc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041ce:	e00e      	b.n	80041ee <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f000 f845 	bl	8004260 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041d6:	e00a      	b.n	80041ee <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f000 f841 	bl	8004260 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041de:	e006      	b.n	80041ee <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f000 f83d 	bl	8004260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80041ec:	e01e      	b.n	800422c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041ee:	bf00      	nop
    return;
 80041f0:	e01c      	b.n	800422c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80041f2:	69fb      	ldr	r3, [r7, #28]
 80041f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d008      	beq.n	800420e <HAL_UART_IRQHandler+0x1d6>
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004202:	2b00      	cmp	r3, #0
 8004204:	d003      	beq.n	800420e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f93f 	bl	800448a <UART_Transmit_IT>
    return;
 800420c:	e00f      	b.n	800422e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004214:	2b00      	cmp	r3, #0
 8004216:	d00a      	beq.n	800422e <HAL_UART_IRQHandler+0x1f6>
 8004218:	69bb      	ldr	r3, [r7, #24]
 800421a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800421e:	2b00      	cmp	r3, #0
 8004220:	d005      	beq.n	800422e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 f987 	bl	8004536 <UART_EndTransmit_IT>
    return;
 8004228:	bf00      	nop
 800422a:	e000      	b.n	800422e <HAL_UART_IRQHandler+0x1f6>
    return;
 800422c:	bf00      	nop
  }
}
 800422e:	3720      	adds	r7, #32
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}
 8004234:	08004463 	.word	0x08004463

08004238 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004240:	bf00      	nop
 8004242:	370c      	adds	r7, #12
 8004244:	46bd      	mov	sp, r7
 8004246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424a:	4770      	bx	lr

0800424c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004254:	bf00      	nop
 8004256:	370c      	adds	r7, #12
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr

08004260 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004268:	bf00      	nop
 800426a:	370c      	adds	r7, #12
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b084      	sub	sp, #16
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004280:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800428c:	2b00      	cmp	r3, #0
 800428e:	d113      	bne.n	80042b8 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2200      	movs	r2, #0
 8004294:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	695a      	ldr	r2, [r3, #20]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80042a4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	68da      	ldr	r2, [r3, #12]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042b4:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80042b6:	e002      	b.n	80042be <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80042b8:	68f8      	ldr	r0, [r7, #12]
 80042ba:	f7fd fa1b 	bl	80016f4 <HAL_UART_TxCpltCallback>
}
 80042be:	bf00      	nop
 80042c0:	3710      	adds	r7, #16
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}

080042c6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80042c6:	b580      	push	{r7, lr}
 80042c8:	b084      	sub	sp, #16
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80042d4:	68f8      	ldr	r0, [r7, #12]
 80042d6:	f7ff ffaf 	bl	8004238 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042da:	bf00      	nop
 80042dc:	3710      	adds	r7, #16
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}

080042e2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80042e2:	b580      	push	{r7, lr}
 80042e4:	b084      	sub	sp, #16
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ee:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d11e      	bne.n	800433c <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2200      	movs	r2, #0
 8004302:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	68da      	ldr	r2, [r3, #12]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004312:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	695a      	ldr	r2, [r3, #20]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 0201 	bic.w	r2, r2, #1
 8004322:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	695a      	ldr	r2, [r3, #20]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004332:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2220      	movs	r2, #32
 8004338:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800433c:	68f8      	ldr	r0, [r7, #12]
 800433e:	f7fd f9eb 	bl	8001718 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004342:	bf00      	nop
 8004344:	3710      	adds	r7, #16
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}

0800434a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800434a:	b580      	push	{r7, lr}
 800434c:	b084      	sub	sp, #16
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004356:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8004358:	68f8      	ldr	r0, [r7, #12]
 800435a:	f7ff ff77 	bl	800424c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800435e:	bf00      	nop
 8004360:	3710      	adds	r7, #16
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}

08004366 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004366:	b580      	push	{r7, lr}
 8004368:	b084      	sub	sp, #16
 800436a:	af00      	add	r7, sp, #0
 800436c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800436e:	2300      	movs	r3, #0
 8004370:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004376:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	695b      	ldr	r3, [r3, #20]
 800437e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004382:	2b80      	cmp	r3, #128	; 0x80
 8004384:	bf0c      	ite	eq
 8004386:	2301      	moveq	r3, #1
 8004388:	2300      	movne	r3, #0
 800438a:	b2db      	uxtb	r3, r3
 800438c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004394:	b2db      	uxtb	r3, r3
 8004396:	2b21      	cmp	r3, #33	; 0x21
 8004398:	d108      	bne.n	80043ac <UART_DMAError+0x46>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d005      	beq.n	80043ac <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	2200      	movs	r2, #0
 80043a4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80043a6:	68b8      	ldr	r0, [r7, #8]
 80043a8:	f000 f827 	bl	80043fa <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043b6:	2b40      	cmp	r3, #64	; 0x40
 80043b8:	bf0c      	ite	eq
 80043ba:	2301      	moveq	r3, #1
 80043bc:	2300      	movne	r3, #0
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b22      	cmp	r3, #34	; 0x22
 80043cc:	d108      	bne.n	80043e0 <UART_DMAError+0x7a>
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d005      	beq.n	80043e0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	2200      	movs	r2, #0
 80043d8:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80043da:	68b8      	ldr	r0, [r7, #8]
 80043dc:	f000 f823 	bl	8004426 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043e4:	f043 0210 	orr.w	r2, r3, #16
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80043ec:	68b8      	ldr	r0, [r7, #8]
 80043ee:	f7ff ff37 	bl	8004260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80043f2:	bf00      	nop
 80043f4:	3710      	adds	r7, #16
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}

080043fa <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80043fa:	b480      	push	{r7}
 80043fc:	b083      	sub	sp, #12
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	68da      	ldr	r2, [r3, #12]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004410:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2220      	movs	r2, #32
 8004416:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800441a:	bf00      	nop
 800441c:	370c      	adds	r7, #12
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr

08004426 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004426:	b480      	push	{r7}
 8004428:	b083      	sub	sp, #12
 800442a:	af00      	add	r7, sp, #0
 800442c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	68da      	ldr	r2, [r3, #12]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800443c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	695a      	ldr	r2, [r3, #20]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f022 0201 	bic.w	r2, r2, #1
 800444c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2220      	movs	r2, #32
 8004452:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004456:	bf00      	nop
 8004458:	370c      	adds	r7, #12
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr

08004462 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004462:	b580      	push	{r7, lr}
 8004464:	b084      	sub	sp, #16
 8004466:	af00      	add	r7, sp, #0
 8004468:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800446e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2200      	movs	r2, #0
 800447a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800447c:	68f8      	ldr	r0, [r7, #12]
 800447e:	f7ff feef 	bl	8004260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004482:	bf00      	nop
 8004484:	3710      	adds	r7, #16
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}

0800448a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800448a:	b480      	push	{r7}
 800448c:	b085      	sub	sp, #20
 800448e:	af00      	add	r7, sp, #0
 8004490:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2b21      	cmp	r3, #33	; 0x21
 800449c:	d144      	bne.n	8004528 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044a6:	d11a      	bne.n	80044de <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a1b      	ldr	r3, [r3, #32]
 80044ac:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	881b      	ldrh	r3, [r3, #0]
 80044b2:	461a      	mov	r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044bc:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d105      	bne.n	80044d2 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6a1b      	ldr	r3, [r3, #32]
 80044ca:	1c9a      	adds	r2, r3, #2
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	621a      	str	r2, [r3, #32]
 80044d0:	e00e      	b.n	80044f0 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a1b      	ldr	r3, [r3, #32]
 80044d6:	1c5a      	adds	r2, r3, #1
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	621a      	str	r2, [r3, #32]
 80044dc:	e008      	b.n	80044f0 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a1b      	ldr	r3, [r3, #32]
 80044e2:	1c59      	adds	r1, r3, #1
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	6211      	str	r1, [r2, #32]
 80044e8:	781a      	ldrb	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044f4:	b29b      	uxth	r3, r3
 80044f6:	3b01      	subs	r3, #1
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	4619      	mov	r1, r3
 80044fe:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004500:	2b00      	cmp	r3, #0
 8004502:	d10f      	bne.n	8004524 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68da      	ldr	r2, [r3, #12]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004512:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	68da      	ldr	r2, [r3, #12]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004522:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004524:	2300      	movs	r3, #0
 8004526:	e000      	b.n	800452a <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004528:	2302      	movs	r3, #2
  }
}
 800452a:	4618      	mov	r0, r3
 800452c:	3714      	adds	r7, #20
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr

08004536 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004536:	b580      	push	{r7, lr}
 8004538:	b082      	sub	sp, #8
 800453a:	af00      	add	r7, sp, #0
 800453c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	68da      	ldr	r2, [r3, #12]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800454c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2220      	movs	r2, #32
 8004552:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f7fd f8cc 	bl	80016f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	3708      	adds	r7, #8
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}

08004566 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004566:	b580      	push	{r7, lr}
 8004568:	b084      	sub	sp, #16
 800456a:	af00      	add	r7, sp, #0
 800456c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b22      	cmp	r3, #34	; 0x22
 8004578:	d171      	bne.n	800465e <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004582:	d123      	bne.n	80045cc <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004588:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	691b      	ldr	r3, [r3, #16]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d10e      	bne.n	80045b0 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	b29b      	uxth	r3, r3
 800459a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800459e:	b29a      	uxth	r2, r3
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a8:	1c9a      	adds	r2, r3, #2
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	629a      	str	r2, [r3, #40]	; 0x28
 80045ae:	e029      	b.n	8004604 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	b29a      	uxth	r2, r3
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045c4:	1c5a      	adds	r2, r3, #1
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	629a      	str	r2, [r3, #40]	; 0x28
 80045ca:	e01b      	b.n	8004604 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	691b      	ldr	r3, [r3, #16]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d10a      	bne.n	80045ea <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	6858      	ldr	r0, [r3, #4]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045de:	1c59      	adds	r1, r3, #1
 80045e0:	687a      	ldr	r2, [r7, #4]
 80045e2:	6291      	str	r1, [r2, #40]	; 0x28
 80045e4:	b2c2      	uxtb	r2, r0
 80045e6:	701a      	strb	r2, [r3, #0]
 80045e8:	e00c      	b.n	8004604 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	b2da      	uxtb	r2, r3
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f6:	1c58      	adds	r0, r3, #1
 80045f8:	6879      	ldr	r1, [r7, #4]
 80045fa:	6288      	str	r0, [r1, #40]	; 0x28
 80045fc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004600:	b2d2      	uxtb	r2, r2
 8004602:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004608:	b29b      	uxth	r3, r3
 800460a:	3b01      	subs	r3, #1
 800460c:	b29b      	uxth	r3, r3
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	4619      	mov	r1, r3
 8004612:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004614:	2b00      	cmp	r3, #0
 8004616:	d120      	bne.n	800465a <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	68da      	ldr	r2, [r3, #12]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f022 0220 	bic.w	r2, r2, #32
 8004626:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	68da      	ldr	r2, [r3, #12]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004636:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	695a      	ldr	r2, [r3, #20]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f022 0201 	bic.w	r2, r2, #1
 8004646:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2220      	movs	r2, #32
 800464c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f7fd f861 	bl	8001718 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004656:	2300      	movs	r3, #0
 8004658:	e002      	b.n	8004660 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800465a:	2300      	movs	r3, #0
 800465c:	e000      	b.n	8004660 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800465e:	2302      	movs	r3, #2
  }
}
 8004660:	4618      	mov	r0, r3
 8004662:	3710      	adds	r7, #16
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}

08004668 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800466c:	b085      	sub	sp, #20
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	691b      	ldr	r3, [r3, #16]
 8004678:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	68da      	ldr	r2, [r3, #12]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	430a      	orrs	r2, r1
 8004686:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689a      	ldr	r2, [r3, #8]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	691b      	ldr	r3, [r3, #16]
 8004690:	431a      	orrs	r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	431a      	orrs	r2, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	69db      	ldr	r3, [r3, #28]
 800469c:	4313      	orrs	r3, r2
 800469e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80046aa:	f023 030c 	bic.w	r3, r3, #12
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	6812      	ldr	r2, [r2, #0]
 80046b2:	68f9      	ldr	r1, [r7, #12]
 80046b4:	430b      	orrs	r3, r1
 80046b6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	695b      	ldr	r3, [r3, #20]
 80046be:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	699a      	ldr	r2, [r3, #24]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	430a      	orrs	r2, r1
 80046cc:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	69db      	ldr	r3, [r3, #28]
 80046d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046d6:	f040 818b 	bne.w	80049f0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4ac1      	ldr	r2, [pc, #772]	; (80049e4 <UART_SetConfig+0x37c>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d005      	beq.n	80046f0 <UART_SetConfig+0x88>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4abf      	ldr	r2, [pc, #764]	; (80049e8 <UART_SetConfig+0x380>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	f040 80bd 	bne.w	800486a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80046f0:	f7ff fb54 	bl	8003d9c <HAL_RCC_GetPCLK2Freq>
 80046f4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	461d      	mov	r5, r3
 80046fa:	f04f 0600 	mov.w	r6, #0
 80046fe:	46a8      	mov	r8, r5
 8004700:	46b1      	mov	r9, r6
 8004702:	eb18 0308 	adds.w	r3, r8, r8
 8004706:	eb49 0409 	adc.w	r4, r9, r9
 800470a:	4698      	mov	r8, r3
 800470c:	46a1      	mov	r9, r4
 800470e:	eb18 0805 	adds.w	r8, r8, r5
 8004712:	eb49 0906 	adc.w	r9, r9, r6
 8004716:	f04f 0100 	mov.w	r1, #0
 800471a:	f04f 0200 	mov.w	r2, #0
 800471e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004722:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004726:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800472a:	4688      	mov	r8, r1
 800472c:	4691      	mov	r9, r2
 800472e:	eb18 0005 	adds.w	r0, r8, r5
 8004732:	eb49 0106 	adc.w	r1, r9, r6
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	461d      	mov	r5, r3
 800473c:	f04f 0600 	mov.w	r6, #0
 8004740:	196b      	adds	r3, r5, r5
 8004742:	eb46 0406 	adc.w	r4, r6, r6
 8004746:	461a      	mov	r2, r3
 8004748:	4623      	mov	r3, r4
 800474a:	f7fb fd45 	bl	80001d8 <__aeabi_uldivmod>
 800474e:	4603      	mov	r3, r0
 8004750:	460c      	mov	r4, r1
 8004752:	461a      	mov	r2, r3
 8004754:	4ba5      	ldr	r3, [pc, #660]	; (80049ec <UART_SetConfig+0x384>)
 8004756:	fba3 2302 	umull	r2, r3, r3, r2
 800475a:	095b      	lsrs	r3, r3, #5
 800475c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	461d      	mov	r5, r3
 8004764:	f04f 0600 	mov.w	r6, #0
 8004768:	46a9      	mov	r9, r5
 800476a:	46b2      	mov	sl, r6
 800476c:	eb19 0309 	adds.w	r3, r9, r9
 8004770:	eb4a 040a 	adc.w	r4, sl, sl
 8004774:	4699      	mov	r9, r3
 8004776:	46a2      	mov	sl, r4
 8004778:	eb19 0905 	adds.w	r9, r9, r5
 800477c:	eb4a 0a06 	adc.w	sl, sl, r6
 8004780:	f04f 0100 	mov.w	r1, #0
 8004784:	f04f 0200 	mov.w	r2, #0
 8004788:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800478c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004790:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004794:	4689      	mov	r9, r1
 8004796:	4692      	mov	sl, r2
 8004798:	eb19 0005 	adds.w	r0, r9, r5
 800479c:	eb4a 0106 	adc.w	r1, sl, r6
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	461d      	mov	r5, r3
 80047a6:	f04f 0600 	mov.w	r6, #0
 80047aa:	196b      	adds	r3, r5, r5
 80047ac:	eb46 0406 	adc.w	r4, r6, r6
 80047b0:	461a      	mov	r2, r3
 80047b2:	4623      	mov	r3, r4
 80047b4:	f7fb fd10 	bl	80001d8 <__aeabi_uldivmod>
 80047b8:	4603      	mov	r3, r0
 80047ba:	460c      	mov	r4, r1
 80047bc:	461a      	mov	r2, r3
 80047be:	4b8b      	ldr	r3, [pc, #556]	; (80049ec <UART_SetConfig+0x384>)
 80047c0:	fba3 1302 	umull	r1, r3, r3, r2
 80047c4:	095b      	lsrs	r3, r3, #5
 80047c6:	2164      	movs	r1, #100	; 0x64
 80047c8:	fb01 f303 	mul.w	r3, r1, r3
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	00db      	lsls	r3, r3, #3
 80047d0:	3332      	adds	r3, #50	; 0x32
 80047d2:	4a86      	ldr	r2, [pc, #536]	; (80049ec <UART_SetConfig+0x384>)
 80047d4:	fba2 2303 	umull	r2, r3, r2, r3
 80047d8:	095b      	lsrs	r3, r3, #5
 80047da:	005b      	lsls	r3, r3, #1
 80047dc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80047e0:	4498      	add	r8, r3
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	461d      	mov	r5, r3
 80047e6:	f04f 0600 	mov.w	r6, #0
 80047ea:	46a9      	mov	r9, r5
 80047ec:	46b2      	mov	sl, r6
 80047ee:	eb19 0309 	adds.w	r3, r9, r9
 80047f2:	eb4a 040a 	adc.w	r4, sl, sl
 80047f6:	4699      	mov	r9, r3
 80047f8:	46a2      	mov	sl, r4
 80047fa:	eb19 0905 	adds.w	r9, r9, r5
 80047fe:	eb4a 0a06 	adc.w	sl, sl, r6
 8004802:	f04f 0100 	mov.w	r1, #0
 8004806:	f04f 0200 	mov.w	r2, #0
 800480a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800480e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004812:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004816:	4689      	mov	r9, r1
 8004818:	4692      	mov	sl, r2
 800481a:	eb19 0005 	adds.w	r0, r9, r5
 800481e:	eb4a 0106 	adc.w	r1, sl, r6
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	461d      	mov	r5, r3
 8004828:	f04f 0600 	mov.w	r6, #0
 800482c:	196b      	adds	r3, r5, r5
 800482e:	eb46 0406 	adc.w	r4, r6, r6
 8004832:	461a      	mov	r2, r3
 8004834:	4623      	mov	r3, r4
 8004836:	f7fb fccf 	bl	80001d8 <__aeabi_uldivmod>
 800483a:	4603      	mov	r3, r0
 800483c:	460c      	mov	r4, r1
 800483e:	461a      	mov	r2, r3
 8004840:	4b6a      	ldr	r3, [pc, #424]	; (80049ec <UART_SetConfig+0x384>)
 8004842:	fba3 1302 	umull	r1, r3, r3, r2
 8004846:	095b      	lsrs	r3, r3, #5
 8004848:	2164      	movs	r1, #100	; 0x64
 800484a:	fb01 f303 	mul.w	r3, r1, r3
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	00db      	lsls	r3, r3, #3
 8004852:	3332      	adds	r3, #50	; 0x32
 8004854:	4a65      	ldr	r2, [pc, #404]	; (80049ec <UART_SetConfig+0x384>)
 8004856:	fba2 2303 	umull	r2, r3, r2, r3
 800485a:	095b      	lsrs	r3, r3, #5
 800485c:	f003 0207 	and.w	r2, r3, #7
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4442      	add	r2, r8
 8004866:	609a      	str	r2, [r3, #8]
 8004868:	e26f      	b.n	8004d4a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800486a:	f7ff fa83 	bl	8003d74 <HAL_RCC_GetPCLK1Freq>
 800486e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	461d      	mov	r5, r3
 8004874:	f04f 0600 	mov.w	r6, #0
 8004878:	46a8      	mov	r8, r5
 800487a:	46b1      	mov	r9, r6
 800487c:	eb18 0308 	adds.w	r3, r8, r8
 8004880:	eb49 0409 	adc.w	r4, r9, r9
 8004884:	4698      	mov	r8, r3
 8004886:	46a1      	mov	r9, r4
 8004888:	eb18 0805 	adds.w	r8, r8, r5
 800488c:	eb49 0906 	adc.w	r9, r9, r6
 8004890:	f04f 0100 	mov.w	r1, #0
 8004894:	f04f 0200 	mov.w	r2, #0
 8004898:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800489c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80048a0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80048a4:	4688      	mov	r8, r1
 80048a6:	4691      	mov	r9, r2
 80048a8:	eb18 0005 	adds.w	r0, r8, r5
 80048ac:	eb49 0106 	adc.w	r1, r9, r6
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	461d      	mov	r5, r3
 80048b6:	f04f 0600 	mov.w	r6, #0
 80048ba:	196b      	adds	r3, r5, r5
 80048bc:	eb46 0406 	adc.w	r4, r6, r6
 80048c0:	461a      	mov	r2, r3
 80048c2:	4623      	mov	r3, r4
 80048c4:	f7fb fc88 	bl	80001d8 <__aeabi_uldivmod>
 80048c8:	4603      	mov	r3, r0
 80048ca:	460c      	mov	r4, r1
 80048cc:	461a      	mov	r2, r3
 80048ce:	4b47      	ldr	r3, [pc, #284]	; (80049ec <UART_SetConfig+0x384>)
 80048d0:	fba3 2302 	umull	r2, r3, r3, r2
 80048d4:	095b      	lsrs	r3, r3, #5
 80048d6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	461d      	mov	r5, r3
 80048de:	f04f 0600 	mov.w	r6, #0
 80048e2:	46a9      	mov	r9, r5
 80048e4:	46b2      	mov	sl, r6
 80048e6:	eb19 0309 	adds.w	r3, r9, r9
 80048ea:	eb4a 040a 	adc.w	r4, sl, sl
 80048ee:	4699      	mov	r9, r3
 80048f0:	46a2      	mov	sl, r4
 80048f2:	eb19 0905 	adds.w	r9, r9, r5
 80048f6:	eb4a 0a06 	adc.w	sl, sl, r6
 80048fa:	f04f 0100 	mov.w	r1, #0
 80048fe:	f04f 0200 	mov.w	r2, #0
 8004902:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004906:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800490a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800490e:	4689      	mov	r9, r1
 8004910:	4692      	mov	sl, r2
 8004912:	eb19 0005 	adds.w	r0, r9, r5
 8004916:	eb4a 0106 	adc.w	r1, sl, r6
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	461d      	mov	r5, r3
 8004920:	f04f 0600 	mov.w	r6, #0
 8004924:	196b      	adds	r3, r5, r5
 8004926:	eb46 0406 	adc.w	r4, r6, r6
 800492a:	461a      	mov	r2, r3
 800492c:	4623      	mov	r3, r4
 800492e:	f7fb fc53 	bl	80001d8 <__aeabi_uldivmod>
 8004932:	4603      	mov	r3, r0
 8004934:	460c      	mov	r4, r1
 8004936:	461a      	mov	r2, r3
 8004938:	4b2c      	ldr	r3, [pc, #176]	; (80049ec <UART_SetConfig+0x384>)
 800493a:	fba3 1302 	umull	r1, r3, r3, r2
 800493e:	095b      	lsrs	r3, r3, #5
 8004940:	2164      	movs	r1, #100	; 0x64
 8004942:	fb01 f303 	mul.w	r3, r1, r3
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	00db      	lsls	r3, r3, #3
 800494a:	3332      	adds	r3, #50	; 0x32
 800494c:	4a27      	ldr	r2, [pc, #156]	; (80049ec <UART_SetConfig+0x384>)
 800494e:	fba2 2303 	umull	r2, r3, r2, r3
 8004952:	095b      	lsrs	r3, r3, #5
 8004954:	005b      	lsls	r3, r3, #1
 8004956:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800495a:	4498      	add	r8, r3
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	461d      	mov	r5, r3
 8004960:	f04f 0600 	mov.w	r6, #0
 8004964:	46a9      	mov	r9, r5
 8004966:	46b2      	mov	sl, r6
 8004968:	eb19 0309 	adds.w	r3, r9, r9
 800496c:	eb4a 040a 	adc.w	r4, sl, sl
 8004970:	4699      	mov	r9, r3
 8004972:	46a2      	mov	sl, r4
 8004974:	eb19 0905 	adds.w	r9, r9, r5
 8004978:	eb4a 0a06 	adc.w	sl, sl, r6
 800497c:	f04f 0100 	mov.w	r1, #0
 8004980:	f04f 0200 	mov.w	r2, #0
 8004984:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004988:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800498c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004990:	4689      	mov	r9, r1
 8004992:	4692      	mov	sl, r2
 8004994:	eb19 0005 	adds.w	r0, r9, r5
 8004998:	eb4a 0106 	adc.w	r1, sl, r6
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	461d      	mov	r5, r3
 80049a2:	f04f 0600 	mov.w	r6, #0
 80049a6:	196b      	adds	r3, r5, r5
 80049a8:	eb46 0406 	adc.w	r4, r6, r6
 80049ac:	461a      	mov	r2, r3
 80049ae:	4623      	mov	r3, r4
 80049b0:	f7fb fc12 	bl	80001d8 <__aeabi_uldivmod>
 80049b4:	4603      	mov	r3, r0
 80049b6:	460c      	mov	r4, r1
 80049b8:	461a      	mov	r2, r3
 80049ba:	4b0c      	ldr	r3, [pc, #48]	; (80049ec <UART_SetConfig+0x384>)
 80049bc:	fba3 1302 	umull	r1, r3, r3, r2
 80049c0:	095b      	lsrs	r3, r3, #5
 80049c2:	2164      	movs	r1, #100	; 0x64
 80049c4:	fb01 f303 	mul.w	r3, r1, r3
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	00db      	lsls	r3, r3, #3
 80049cc:	3332      	adds	r3, #50	; 0x32
 80049ce:	4a07      	ldr	r2, [pc, #28]	; (80049ec <UART_SetConfig+0x384>)
 80049d0:	fba2 2303 	umull	r2, r3, r2, r3
 80049d4:	095b      	lsrs	r3, r3, #5
 80049d6:	f003 0207 	and.w	r2, r3, #7
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4442      	add	r2, r8
 80049e0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80049e2:	e1b2      	b.n	8004d4a <UART_SetConfig+0x6e2>
 80049e4:	40011000 	.word	0x40011000
 80049e8:	40011400 	.word	0x40011400
 80049ec:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4ad7      	ldr	r2, [pc, #860]	; (8004d54 <UART_SetConfig+0x6ec>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d005      	beq.n	8004a06 <UART_SetConfig+0x39e>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4ad6      	ldr	r2, [pc, #856]	; (8004d58 <UART_SetConfig+0x6f0>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	f040 80d1 	bne.w	8004ba8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004a06:	f7ff f9c9 	bl	8003d9c <HAL_RCC_GetPCLK2Freq>
 8004a0a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	469a      	mov	sl, r3
 8004a10:	f04f 0b00 	mov.w	fp, #0
 8004a14:	46d0      	mov	r8, sl
 8004a16:	46d9      	mov	r9, fp
 8004a18:	eb18 0308 	adds.w	r3, r8, r8
 8004a1c:	eb49 0409 	adc.w	r4, r9, r9
 8004a20:	4698      	mov	r8, r3
 8004a22:	46a1      	mov	r9, r4
 8004a24:	eb18 080a 	adds.w	r8, r8, sl
 8004a28:	eb49 090b 	adc.w	r9, r9, fp
 8004a2c:	f04f 0100 	mov.w	r1, #0
 8004a30:	f04f 0200 	mov.w	r2, #0
 8004a34:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004a38:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004a3c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004a40:	4688      	mov	r8, r1
 8004a42:	4691      	mov	r9, r2
 8004a44:	eb1a 0508 	adds.w	r5, sl, r8
 8004a48:	eb4b 0609 	adc.w	r6, fp, r9
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	4619      	mov	r1, r3
 8004a52:	f04f 0200 	mov.w	r2, #0
 8004a56:	f04f 0300 	mov.w	r3, #0
 8004a5a:	f04f 0400 	mov.w	r4, #0
 8004a5e:	0094      	lsls	r4, r2, #2
 8004a60:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004a64:	008b      	lsls	r3, r1, #2
 8004a66:	461a      	mov	r2, r3
 8004a68:	4623      	mov	r3, r4
 8004a6a:	4628      	mov	r0, r5
 8004a6c:	4631      	mov	r1, r6
 8004a6e:	f7fb fbb3 	bl	80001d8 <__aeabi_uldivmod>
 8004a72:	4603      	mov	r3, r0
 8004a74:	460c      	mov	r4, r1
 8004a76:	461a      	mov	r2, r3
 8004a78:	4bb8      	ldr	r3, [pc, #736]	; (8004d5c <UART_SetConfig+0x6f4>)
 8004a7a:	fba3 2302 	umull	r2, r3, r3, r2
 8004a7e:	095b      	lsrs	r3, r3, #5
 8004a80:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	469b      	mov	fp, r3
 8004a88:	f04f 0c00 	mov.w	ip, #0
 8004a8c:	46d9      	mov	r9, fp
 8004a8e:	46e2      	mov	sl, ip
 8004a90:	eb19 0309 	adds.w	r3, r9, r9
 8004a94:	eb4a 040a 	adc.w	r4, sl, sl
 8004a98:	4699      	mov	r9, r3
 8004a9a:	46a2      	mov	sl, r4
 8004a9c:	eb19 090b 	adds.w	r9, r9, fp
 8004aa0:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004aa4:	f04f 0100 	mov.w	r1, #0
 8004aa8:	f04f 0200 	mov.w	r2, #0
 8004aac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ab0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004ab4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004ab8:	4689      	mov	r9, r1
 8004aba:	4692      	mov	sl, r2
 8004abc:	eb1b 0509 	adds.w	r5, fp, r9
 8004ac0:	eb4c 060a 	adc.w	r6, ip, sl
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	4619      	mov	r1, r3
 8004aca:	f04f 0200 	mov.w	r2, #0
 8004ace:	f04f 0300 	mov.w	r3, #0
 8004ad2:	f04f 0400 	mov.w	r4, #0
 8004ad6:	0094      	lsls	r4, r2, #2
 8004ad8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004adc:	008b      	lsls	r3, r1, #2
 8004ade:	461a      	mov	r2, r3
 8004ae0:	4623      	mov	r3, r4
 8004ae2:	4628      	mov	r0, r5
 8004ae4:	4631      	mov	r1, r6
 8004ae6:	f7fb fb77 	bl	80001d8 <__aeabi_uldivmod>
 8004aea:	4603      	mov	r3, r0
 8004aec:	460c      	mov	r4, r1
 8004aee:	461a      	mov	r2, r3
 8004af0:	4b9a      	ldr	r3, [pc, #616]	; (8004d5c <UART_SetConfig+0x6f4>)
 8004af2:	fba3 1302 	umull	r1, r3, r3, r2
 8004af6:	095b      	lsrs	r3, r3, #5
 8004af8:	2164      	movs	r1, #100	; 0x64
 8004afa:	fb01 f303 	mul.w	r3, r1, r3
 8004afe:	1ad3      	subs	r3, r2, r3
 8004b00:	011b      	lsls	r3, r3, #4
 8004b02:	3332      	adds	r3, #50	; 0x32
 8004b04:	4a95      	ldr	r2, [pc, #596]	; (8004d5c <UART_SetConfig+0x6f4>)
 8004b06:	fba2 2303 	umull	r2, r3, r2, r3
 8004b0a:	095b      	lsrs	r3, r3, #5
 8004b0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b10:	4498      	add	r8, r3
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	469b      	mov	fp, r3
 8004b16:	f04f 0c00 	mov.w	ip, #0
 8004b1a:	46d9      	mov	r9, fp
 8004b1c:	46e2      	mov	sl, ip
 8004b1e:	eb19 0309 	adds.w	r3, r9, r9
 8004b22:	eb4a 040a 	adc.w	r4, sl, sl
 8004b26:	4699      	mov	r9, r3
 8004b28:	46a2      	mov	sl, r4
 8004b2a:	eb19 090b 	adds.w	r9, r9, fp
 8004b2e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004b32:	f04f 0100 	mov.w	r1, #0
 8004b36:	f04f 0200 	mov.w	r2, #0
 8004b3a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b3e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004b42:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004b46:	4689      	mov	r9, r1
 8004b48:	4692      	mov	sl, r2
 8004b4a:	eb1b 0509 	adds.w	r5, fp, r9
 8004b4e:	eb4c 060a 	adc.w	r6, ip, sl
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	4619      	mov	r1, r3
 8004b58:	f04f 0200 	mov.w	r2, #0
 8004b5c:	f04f 0300 	mov.w	r3, #0
 8004b60:	f04f 0400 	mov.w	r4, #0
 8004b64:	0094      	lsls	r4, r2, #2
 8004b66:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004b6a:	008b      	lsls	r3, r1, #2
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	4623      	mov	r3, r4
 8004b70:	4628      	mov	r0, r5
 8004b72:	4631      	mov	r1, r6
 8004b74:	f7fb fb30 	bl	80001d8 <__aeabi_uldivmod>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	460c      	mov	r4, r1
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	4b77      	ldr	r3, [pc, #476]	; (8004d5c <UART_SetConfig+0x6f4>)
 8004b80:	fba3 1302 	umull	r1, r3, r3, r2
 8004b84:	095b      	lsrs	r3, r3, #5
 8004b86:	2164      	movs	r1, #100	; 0x64
 8004b88:	fb01 f303 	mul.w	r3, r1, r3
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	011b      	lsls	r3, r3, #4
 8004b90:	3332      	adds	r3, #50	; 0x32
 8004b92:	4a72      	ldr	r2, [pc, #456]	; (8004d5c <UART_SetConfig+0x6f4>)
 8004b94:	fba2 2303 	umull	r2, r3, r2, r3
 8004b98:	095b      	lsrs	r3, r3, #5
 8004b9a:	f003 020f 	and.w	r2, r3, #15
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4442      	add	r2, r8
 8004ba4:	609a      	str	r2, [r3, #8]
 8004ba6:	e0d0      	b.n	8004d4a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8004ba8:	f7ff f8e4 	bl	8003d74 <HAL_RCC_GetPCLK1Freq>
 8004bac:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	469a      	mov	sl, r3
 8004bb2:	f04f 0b00 	mov.w	fp, #0
 8004bb6:	46d0      	mov	r8, sl
 8004bb8:	46d9      	mov	r9, fp
 8004bba:	eb18 0308 	adds.w	r3, r8, r8
 8004bbe:	eb49 0409 	adc.w	r4, r9, r9
 8004bc2:	4698      	mov	r8, r3
 8004bc4:	46a1      	mov	r9, r4
 8004bc6:	eb18 080a 	adds.w	r8, r8, sl
 8004bca:	eb49 090b 	adc.w	r9, r9, fp
 8004bce:	f04f 0100 	mov.w	r1, #0
 8004bd2:	f04f 0200 	mov.w	r2, #0
 8004bd6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004bda:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004bde:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004be2:	4688      	mov	r8, r1
 8004be4:	4691      	mov	r9, r2
 8004be6:	eb1a 0508 	adds.w	r5, sl, r8
 8004bea:	eb4b 0609 	adc.w	r6, fp, r9
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	4619      	mov	r1, r3
 8004bf4:	f04f 0200 	mov.w	r2, #0
 8004bf8:	f04f 0300 	mov.w	r3, #0
 8004bfc:	f04f 0400 	mov.w	r4, #0
 8004c00:	0094      	lsls	r4, r2, #2
 8004c02:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004c06:	008b      	lsls	r3, r1, #2
 8004c08:	461a      	mov	r2, r3
 8004c0a:	4623      	mov	r3, r4
 8004c0c:	4628      	mov	r0, r5
 8004c0e:	4631      	mov	r1, r6
 8004c10:	f7fb fae2 	bl	80001d8 <__aeabi_uldivmod>
 8004c14:	4603      	mov	r3, r0
 8004c16:	460c      	mov	r4, r1
 8004c18:	461a      	mov	r2, r3
 8004c1a:	4b50      	ldr	r3, [pc, #320]	; (8004d5c <UART_SetConfig+0x6f4>)
 8004c1c:	fba3 2302 	umull	r2, r3, r3, r2
 8004c20:	095b      	lsrs	r3, r3, #5
 8004c22:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	469b      	mov	fp, r3
 8004c2a:	f04f 0c00 	mov.w	ip, #0
 8004c2e:	46d9      	mov	r9, fp
 8004c30:	46e2      	mov	sl, ip
 8004c32:	eb19 0309 	adds.w	r3, r9, r9
 8004c36:	eb4a 040a 	adc.w	r4, sl, sl
 8004c3a:	4699      	mov	r9, r3
 8004c3c:	46a2      	mov	sl, r4
 8004c3e:	eb19 090b 	adds.w	r9, r9, fp
 8004c42:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004c46:	f04f 0100 	mov.w	r1, #0
 8004c4a:	f04f 0200 	mov.w	r2, #0
 8004c4e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c52:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004c56:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004c5a:	4689      	mov	r9, r1
 8004c5c:	4692      	mov	sl, r2
 8004c5e:	eb1b 0509 	adds.w	r5, fp, r9
 8004c62:	eb4c 060a 	adc.w	r6, ip, sl
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	f04f 0200 	mov.w	r2, #0
 8004c70:	f04f 0300 	mov.w	r3, #0
 8004c74:	f04f 0400 	mov.w	r4, #0
 8004c78:	0094      	lsls	r4, r2, #2
 8004c7a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004c7e:	008b      	lsls	r3, r1, #2
 8004c80:	461a      	mov	r2, r3
 8004c82:	4623      	mov	r3, r4
 8004c84:	4628      	mov	r0, r5
 8004c86:	4631      	mov	r1, r6
 8004c88:	f7fb faa6 	bl	80001d8 <__aeabi_uldivmod>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	460c      	mov	r4, r1
 8004c90:	461a      	mov	r2, r3
 8004c92:	4b32      	ldr	r3, [pc, #200]	; (8004d5c <UART_SetConfig+0x6f4>)
 8004c94:	fba3 1302 	umull	r1, r3, r3, r2
 8004c98:	095b      	lsrs	r3, r3, #5
 8004c9a:	2164      	movs	r1, #100	; 0x64
 8004c9c:	fb01 f303 	mul.w	r3, r1, r3
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	011b      	lsls	r3, r3, #4
 8004ca4:	3332      	adds	r3, #50	; 0x32
 8004ca6:	4a2d      	ldr	r2, [pc, #180]	; (8004d5c <UART_SetConfig+0x6f4>)
 8004ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cac:	095b      	lsrs	r3, r3, #5
 8004cae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004cb2:	4498      	add	r8, r3
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	469b      	mov	fp, r3
 8004cb8:	f04f 0c00 	mov.w	ip, #0
 8004cbc:	46d9      	mov	r9, fp
 8004cbe:	46e2      	mov	sl, ip
 8004cc0:	eb19 0309 	adds.w	r3, r9, r9
 8004cc4:	eb4a 040a 	adc.w	r4, sl, sl
 8004cc8:	4699      	mov	r9, r3
 8004cca:	46a2      	mov	sl, r4
 8004ccc:	eb19 090b 	adds.w	r9, r9, fp
 8004cd0:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004cd4:	f04f 0100 	mov.w	r1, #0
 8004cd8:	f04f 0200 	mov.w	r2, #0
 8004cdc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ce0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004ce4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004ce8:	4689      	mov	r9, r1
 8004cea:	4692      	mov	sl, r2
 8004cec:	eb1b 0509 	adds.w	r5, fp, r9
 8004cf0:	eb4c 060a 	adc.w	r6, ip, sl
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	4619      	mov	r1, r3
 8004cfa:	f04f 0200 	mov.w	r2, #0
 8004cfe:	f04f 0300 	mov.w	r3, #0
 8004d02:	f04f 0400 	mov.w	r4, #0
 8004d06:	0094      	lsls	r4, r2, #2
 8004d08:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004d0c:	008b      	lsls	r3, r1, #2
 8004d0e:	461a      	mov	r2, r3
 8004d10:	4623      	mov	r3, r4
 8004d12:	4628      	mov	r0, r5
 8004d14:	4631      	mov	r1, r6
 8004d16:	f7fb fa5f 	bl	80001d8 <__aeabi_uldivmod>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	460c      	mov	r4, r1
 8004d1e:	461a      	mov	r2, r3
 8004d20:	4b0e      	ldr	r3, [pc, #56]	; (8004d5c <UART_SetConfig+0x6f4>)
 8004d22:	fba3 1302 	umull	r1, r3, r3, r2
 8004d26:	095b      	lsrs	r3, r3, #5
 8004d28:	2164      	movs	r1, #100	; 0x64
 8004d2a:	fb01 f303 	mul.w	r3, r1, r3
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	011b      	lsls	r3, r3, #4
 8004d32:	3332      	adds	r3, #50	; 0x32
 8004d34:	4a09      	ldr	r2, [pc, #36]	; (8004d5c <UART_SetConfig+0x6f4>)
 8004d36:	fba2 2303 	umull	r2, r3, r2, r3
 8004d3a:	095b      	lsrs	r3, r3, #5
 8004d3c:	f003 020f 	and.w	r2, r3, #15
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4442      	add	r2, r8
 8004d46:	609a      	str	r2, [r3, #8]
}
 8004d48:	e7ff      	b.n	8004d4a <UART_SetConfig+0x6e2>
 8004d4a:	bf00      	nop
 8004d4c:	3714      	adds	r7, #20
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d54:	40011000 	.word	0x40011000
 8004d58:	40011400 	.word	0x40011400
 8004d5c:	51eb851f 	.word	0x51eb851f

08004d60 <__cxa_pure_virtual>:
 8004d60:	b508      	push	{r3, lr}
 8004d62:	f000 f80d 	bl	8004d80 <_ZSt9terminatev>

08004d66 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8004d66:	b508      	push	{r3, lr}
 8004d68:	4780      	blx	r0
 8004d6a:	f000 f80e 	bl	8004d8a <abort>
	...

08004d70 <_ZSt13get_terminatev>:
 8004d70:	4b02      	ldr	r3, [pc, #8]	; (8004d7c <_ZSt13get_terminatev+0xc>)
 8004d72:	6818      	ldr	r0, [r3, #0]
 8004d74:	f3bf 8f5b 	dmb	ish
 8004d78:	4770      	bx	lr
 8004d7a:	bf00      	nop
 8004d7c:	2000000c 	.word	0x2000000c

08004d80 <_ZSt9terminatev>:
 8004d80:	b508      	push	{r3, lr}
 8004d82:	f7ff fff5 	bl	8004d70 <_ZSt13get_terminatev>
 8004d86:	f7ff ffee 	bl	8004d66 <_ZN10__cxxabiv111__terminateEPFvvE>

08004d8a <abort>:
 8004d8a:	b508      	push	{r3, lr}
 8004d8c:	2006      	movs	r0, #6
 8004d8e:	f000 f871 	bl	8004e74 <raise>
 8004d92:	2001      	movs	r0, #1
 8004d94:	f7fd fc30 	bl	80025f8 <_exit>

08004d98 <__errno>:
 8004d98:	4b01      	ldr	r3, [pc, #4]	; (8004da0 <__errno+0x8>)
 8004d9a:	6818      	ldr	r0, [r3, #0]
 8004d9c:	4770      	bx	lr
 8004d9e:	bf00      	nop
 8004da0:	20000010 	.word	0x20000010

08004da4 <__libc_init_array>:
 8004da4:	b570      	push	{r4, r5, r6, lr}
 8004da6:	4e0d      	ldr	r6, [pc, #52]	; (8004ddc <__libc_init_array+0x38>)
 8004da8:	4c0d      	ldr	r4, [pc, #52]	; (8004de0 <__libc_init_array+0x3c>)
 8004daa:	1ba4      	subs	r4, r4, r6
 8004dac:	10a4      	asrs	r4, r4, #2
 8004dae:	2500      	movs	r5, #0
 8004db0:	42a5      	cmp	r5, r4
 8004db2:	d109      	bne.n	8004dc8 <__libc_init_array+0x24>
 8004db4:	4e0b      	ldr	r6, [pc, #44]	; (8004de4 <__libc_init_array+0x40>)
 8004db6:	4c0c      	ldr	r4, [pc, #48]	; (8004de8 <__libc_init_array+0x44>)
 8004db8:	f000 f960 	bl	800507c <_init>
 8004dbc:	1ba4      	subs	r4, r4, r6
 8004dbe:	10a4      	asrs	r4, r4, #2
 8004dc0:	2500      	movs	r5, #0
 8004dc2:	42a5      	cmp	r5, r4
 8004dc4:	d105      	bne.n	8004dd2 <__libc_init_array+0x2e>
 8004dc6:	bd70      	pop	{r4, r5, r6, pc}
 8004dc8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004dcc:	4798      	blx	r3
 8004dce:	3501      	adds	r5, #1
 8004dd0:	e7ee      	b.n	8004db0 <__libc_init_array+0xc>
 8004dd2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004dd6:	4798      	blx	r3
 8004dd8:	3501      	adds	r5, #1
 8004dda:	e7f2      	b.n	8004dc2 <__libc_init_array+0x1e>
 8004ddc:	08005308 	.word	0x08005308
 8004de0:	08005308 	.word	0x08005308
 8004de4:	08005308 	.word	0x08005308
 8004de8:	08005310 	.word	0x08005310

08004dec <memcpy>:
 8004dec:	b510      	push	{r4, lr}
 8004dee:	1e43      	subs	r3, r0, #1
 8004df0:	440a      	add	r2, r1
 8004df2:	4291      	cmp	r1, r2
 8004df4:	d100      	bne.n	8004df8 <memcpy+0xc>
 8004df6:	bd10      	pop	{r4, pc}
 8004df8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004dfc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e00:	e7f7      	b.n	8004df2 <memcpy+0x6>

08004e02 <memset>:
 8004e02:	4402      	add	r2, r0
 8004e04:	4603      	mov	r3, r0
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d100      	bne.n	8004e0c <memset+0xa>
 8004e0a:	4770      	bx	lr
 8004e0c:	f803 1b01 	strb.w	r1, [r3], #1
 8004e10:	e7f9      	b.n	8004e06 <memset+0x4>
	...

08004e14 <realloc>:
 8004e14:	4b02      	ldr	r3, [pc, #8]	; (8004e20 <realloc+0xc>)
 8004e16:	460a      	mov	r2, r1
 8004e18:	4601      	mov	r1, r0
 8004e1a:	6818      	ldr	r0, [r3, #0]
 8004e1c:	f000 b8a0 	b.w	8004f60 <_realloc_r>
 8004e20:	20000010 	.word	0x20000010

08004e24 <_raise_r>:
 8004e24:	291f      	cmp	r1, #31
 8004e26:	b538      	push	{r3, r4, r5, lr}
 8004e28:	4604      	mov	r4, r0
 8004e2a:	460d      	mov	r5, r1
 8004e2c:	d904      	bls.n	8004e38 <_raise_r+0x14>
 8004e2e:	2316      	movs	r3, #22
 8004e30:	6003      	str	r3, [r0, #0]
 8004e32:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e36:	bd38      	pop	{r3, r4, r5, pc}
 8004e38:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004e3a:	b112      	cbz	r2, 8004e42 <_raise_r+0x1e>
 8004e3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004e40:	b94b      	cbnz	r3, 8004e56 <_raise_r+0x32>
 8004e42:	4620      	mov	r0, r4
 8004e44:	f000 f830 	bl	8004ea8 <_getpid_r>
 8004e48:	462a      	mov	r2, r5
 8004e4a:	4601      	mov	r1, r0
 8004e4c:	4620      	mov	r0, r4
 8004e4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e52:	f000 b817 	b.w	8004e84 <_kill_r>
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d00a      	beq.n	8004e70 <_raise_r+0x4c>
 8004e5a:	1c59      	adds	r1, r3, #1
 8004e5c:	d103      	bne.n	8004e66 <_raise_r+0x42>
 8004e5e:	2316      	movs	r3, #22
 8004e60:	6003      	str	r3, [r0, #0]
 8004e62:	2001      	movs	r0, #1
 8004e64:	e7e7      	b.n	8004e36 <_raise_r+0x12>
 8004e66:	2400      	movs	r4, #0
 8004e68:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004e6c:	4628      	mov	r0, r5
 8004e6e:	4798      	blx	r3
 8004e70:	2000      	movs	r0, #0
 8004e72:	e7e0      	b.n	8004e36 <_raise_r+0x12>

08004e74 <raise>:
 8004e74:	4b02      	ldr	r3, [pc, #8]	; (8004e80 <raise+0xc>)
 8004e76:	4601      	mov	r1, r0
 8004e78:	6818      	ldr	r0, [r3, #0]
 8004e7a:	f7ff bfd3 	b.w	8004e24 <_raise_r>
 8004e7e:	bf00      	nop
 8004e80:	20000010 	.word	0x20000010

08004e84 <_kill_r>:
 8004e84:	b538      	push	{r3, r4, r5, lr}
 8004e86:	4c07      	ldr	r4, [pc, #28]	; (8004ea4 <_kill_r+0x20>)
 8004e88:	2300      	movs	r3, #0
 8004e8a:	4605      	mov	r5, r0
 8004e8c:	4608      	mov	r0, r1
 8004e8e:	4611      	mov	r1, r2
 8004e90:	6023      	str	r3, [r4, #0]
 8004e92:	f7fd fba1 	bl	80025d8 <_kill>
 8004e96:	1c43      	adds	r3, r0, #1
 8004e98:	d102      	bne.n	8004ea0 <_kill_r+0x1c>
 8004e9a:	6823      	ldr	r3, [r4, #0]
 8004e9c:	b103      	cbz	r3, 8004ea0 <_kill_r+0x1c>
 8004e9e:	602b      	str	r3, [r5, #0]
 8004ea0:	bd38      	pop	{r3, r4, r5, pc}
 8004ea2:	bf00      	nop
 8004ea4:	20000af8 	.word	0x20000af8

08004ea8 <_getpid_r>:
 8004ea8:	f7fd bb8e 	b.w	80025c8 <_getpid>

08004eac <_malloc_r>:
 8004eac:	b570      	push	{r4, r5, r6, lr}
 8004eae:	1ccd      	adds	r5, r1, #3
 8004eb0:	f025 0503 	bic.w	r5, r5, #3
 8004eb4:	3508      	adds	r5, #8
 8004eb6:	2d0c      	cmp	r5, #12
 8004eb8:	bf38      	it	cc
 8004eba:	250c      	movcc	r5, #12
 8004ebc:	2d00      	cmp	r5, #0
 8004ebe:	4606      	mov	r6, r0
 8004ec0:	db01      	blt.n	8004ec6 <_malloc_r+0x1a>
 8004ec2:	42a9      	cmp	r1, r5
 8004ec4:	d903      	bls.n	8004ece <_malloc_r+0x22>
 8004ec6:	230c      	movs	r3, #12
 8004ec8:	6033      	str	r3, [r6, #0]
 8004eca:	2000      	movs	r0, #0
 8004ecc:	bd70      	pop	{r4, r5, r6, pc}
 8004ece:	f000 f87d 	bl	8004fcc <__malloc_lock>
 8004ed2:	4a21      	ldr	r2, [pc, #132]	; (8004f58 <_malloc_r+0xac>)
 8004ed4:	6814      	ldr	r4, [r2, #0]
 8004ed6:	4621      	mov	r1, r4
 8004ed8:	b991      	cbnz	r1, 8004f00 <_malloc_r+0x54>
 8004eda:	4c20      	ldr	r4, [pc, #128]	; (8004f5c <_malloc_r+0xb0>)
 8004edc:	6823      	ldr	r3, [r4, #0]
 8004ede:	b91b      	cbnz	r3, 8004ee8 <_malloc_r+0x3c>
 8004ee0:	4630      	mov	r0, r6
 8004ee2:	f000 f863 	bl	8004fac <_sbrk_r>
 8004ee6:	6020      	str	r0, [r4, #0]
 8004ee8:	4629      	mov	r1, r5
 8004eea:	4630      	mov	r0, r6
 8004eec:	f000 f85e 	bl	8004fac <_sbrk_r>
 8004ef0:	1c43      	adds	r3, r0, #1
 8004ef2:	d124      	bne.n	8004f3e <_malloc_r+0x92>
 8004ef4:	230c      	movs	r3, #12
 8004ef6:	6033      	str	r3, [r6, #0]
 8004ef8:	4630      	mov	r0, r6
 8004efa:	f000 f868 	bl	8004fce <__malloc_unlock>
 8004efe:	e7e4      	b.n	8004eca <_malloc_r+0x1e>
 8004f00:	680b      	ldr	r3, [r1, #0]
 8004f02:	1b5b      	subs	r3, r3, r5
 8004f04:	d418      	bmi.n	8004f38 <_malloc_r+0x8c>
 8004f06:	2b0b      	cmp	r3, #11
 8004f08:	d90f      	bls.n	8004f2a <_malloc_r+0x7e>
 8004f0a:	600b      	str	r3, [r1, #0]
 8004f0c:	50cd      	str	r5, [r1, r3]
 8004f0e:	18cc      	adds	r4, r1, r3
 8004f10:	4630      	mov	r0, r6
 8004f12:	f000 f85c 	bl	8004fce <__malloc_unlock>
 8004f16:	f104 000b 	add.w	r0, r4, #11
 8004f1a:	1d23      	adds	r3, r4, #4
 8004f1c:	f020 0007 	bic.w	r0, r0, #7
 8004f20:	1ac3      	subs	r3, r0, r3
 8004f22:	d0d3      	beq.n	8004ecc <_malloc_r+0x20>
 8004f24:	425a      	negs	r2, r3
 8004f26:	50e2      	str	r2, [r4, r3]
 8004f28:	e7d0      	b.n	8004ecc <_malloc_r+0x20>
 8004f2a:	428c      	cmp	r4, r1
 8004f2c:	684b      	ldr	r3, [r1, #4]
 8004f2e:	bf16      	itet	ne
 8004f30:	6063      	strne	r3, [r4, #4]
 8004f32:	6013      	streq	r3, [r2, #0]
 8004f34:	460c      	movne	r4, r1
 8004f36:	e7eb      	b.n	8004f10 <_malloc_r+0x64>
 8004f38:	460c      	mov	r4, r1
 8004f3a:	6849      	ldr	r1, [r1, #4]
 8004f3c:	e7cc      	b.n	8004ed8 <_malloc_r+0x2c>
 8004f3e:	1cc4      	adds	r4, r0, #3
 8004f40:	f024 0403 	bic.w	r4, r4, #3
 8004f44:	42a0      	cmp	r0, r4
 8004f46:	d005      	beq.n	8004f54 <_malloc_r+0xa8>
 8004f48:	1a21      	subs	r1, r4, r0
 8004f4a:	4630      	mov	r0, r6
 8004f4c:	f000 f82e 	bl	8004fac <_sbrk_r>
 8004f50:	3001      	adds	r0, #1
 8004f52:	d0cf      	beq.n	8004ef4 <_malloc_r+0x48>
 8004f54:	6025      	str	r5, [r4, #0]
 8004f56:	e7db      	b.n	8004f10 <_malloc_r+0x64>
 8004f58:	200009ec 	.word	0x200009ec
 8004f5c:	200009f0 	.word	0x200009f0

08004f60 <_realloc_r>:
 8004f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f62:	4607      	mov	r7, r0
 8004f64:	4614      	mov	r4, r2
 8004f66:	460e      	mov	r6, r1
 8004f68:	b921      	cbnz	r1, 8004f74 <_realloc_r+0x14>
 8004f6a:	4611      	mov	r1, r2
 8004f6c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004f70:	f7ff bf9c 	b.w	8004eac <_malloc_r>
 8004f74:	b922      	cbnz	r2, 8004f80 <_realloc_r+0x20>
 8004f76:	f000 f82b 	bl	8004fd0 <_free_r>
 8004f7a:	4625      	mov	r5, r4
 8004f7c:	4628      	mov	r0, r5
 8004f7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f80:	f000 f874 	bl	800506c <_malloc_usable_size_r>
 8004f84:	42a0      	cmp	r0, r4
 8004f86:	d20f      	bcs.n	8004fa8 <_realloc_r+0x48>
 8004f88:	4621      	mov	r1, r4
 8004f8a:	4638      	mov	r0, r7
 8004f8c:	f7ff ff8e 	bl	8004eac <_malloc_r>
 8004f90:	4605      	mov	r5, r0
 8004f92:	2800      	cmp	r0, #0
 8004f94:	d0f2      	beq.n	8004f7c <_realloc_r+0x1c>
 8004f96:	4631      	mov	r1, r6
 8004f98:	4622      	mov	r2, r4
 8004f9a:	f7ff ff27 	bl	8004dec <memcpy>
 8004f9e:	4631      	mov	r1, r6
 8004fa0:	4638      	mov	r0, r7
 8004fa2:	f000 f815 	bl	8004fd0 <_free_r>
 8004fa6:	e7e9      	b.n	8004f7c <_realloc_r+0x1c>
 8004fa8:	4635      	mov	r5, r6
 8004faa:	e7e7      	b.n	8004f7c <_realloc_r+0x1c>

08004fac <_sbrk_r>:
 8004fac:	b538      	push	{r3, r4, r5, lr}
 8004fae:	4c06      	ldr	r4, [pc, #24]	; (8004fc8 <_sbrk_r+0x1c>)
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	4605      	mov	r5, r0
 8004fb4:	4608      	mov	r0, r1
 8004fb6:	6023      	str	r3, [r4, #0]
 8004fb8:	f7fd fb28 	bl	800260c <_sbrk>
 8004fbc:	1c43      	adds	r3, r0, #1
 8004fbe:	d102      	bne.n	8004fc6 <_sbrk_r+0x1a>
 8004fc0:	6823      	ldr	r3, [r4, #0]
 8004fc2:	b103      	cbz	r3, 8004fc6 <_sbrk_r+0x1a>
 8004fc4:	602b      	str	r3, [r5, #0]
 8004fc6:	bd38      	pop	{r3, r4, r5, pc}
 8004fc8:	20000af8 	.word	0x20000af8

08004fcc <__malloc_lock>:
 8004fcc:	4770      	bx	lr

08004fce <__malloc_unlock>:
 8004fce:	4770      	bx	lr

08004fd0 <_free_r>:
 8004fd0:	b538      	push	{r3, r4, r5, lr}
 8004fd2:	4605      	mov	r5, r0
 8004fd4:	2900      	cmp	r1, #0
 8004fd6:	d045      	beq.n	8005064 <_free_r+0x94>
 8004fd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fdc:	1f0c      	subs	r4, r1, #4
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	bfb8      	it	lt
 8004fe2:	18e4      	addlt	r4, r4, r3
 8004fe4:	f7ff fff2 	bl	8004fcc <__malloc_lock>
 8004fe8:	4a1f      	ldr	r2, [pc, #124]	; (8005068 <_free_r+0x98>)
 8004fea:	6813      	ldr	r3, [r2, #0]
 8004fec:	4610      	mov	r0, r2
 8004fee:	b933      	cbnz	r3, 8004ffe <_free_r+0x2e>
 8004ff0:	6063      	str	r3, [r4, #4]
 8004ff2:	6014      	str	r4, [r2, #0]
 8004ff4:	4628      	mov	r0, r5
 8004ff6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ffa:	f7ff bfe8 	b.w	8004fce <__malloc_unlock>
 8004ffe:	42a3      	cmp	r3, r4
 8005000:	d90c      	bls.n	800501c <_free_r+0x4c>
 8005002:	6821      	ldr	r1, [r4, #0]
 8005004:	1862      	adds	r2, r4, r1
 8005006:	4293      	cmp	r3, r2
 8005008:	bf04      	itt	eq
 800500a:	681a      	ldreq	r2, [r3, #0]
 800500c:	685b      	ldreq	r3, [r3, #4]
 800500e:	6063      	str	r3, [r4, #4]
 8005010:	bf04      	itt	eq
 8005012:	1852      	addeq	r2, r2, r1
 8005014:	6022      	streq	r2, [r4, #0]
 8005016:	6004      	str	r4, [r0, #0]
 8005018:	e7ec      	b.n	8004ff4 <_free_r+0x24>
 800501a:	4613      	mov	r3, r2
 800501c:	685a      	ldr	r2, [r3, #4]
 800501e:	b10a      	cbz	r2, 8005024 <_free_r+0x54>
 8005020:	42a2      	cmp	r2, r4
 8005022:	d9fa      	bls.n	800501a <_free_r+0x4a>
 8005024:	6819      	ldr	r1, [r3, #0]
 8005026:	1858      	adds	r0, r3, r1
 8005028:	42a0      	cmp	r0, r4
 800502a:	d10b      	bne.n	8005044 <_free_r+0x74>
 800502c:	6820      	ldr	r0, [r4, #0]
 800502e:	4401      	add	r1, r0
 8005030:	1858      	adds	r0, r3, r1
 8005032:	4282      	cmp	r2, r0
 8005034:	6019      	str	r1, [r3, #0]
 8005036:	d1dd      	bne.n	8004ff4 <_free_r+0x24>
 8005038:	6810      	ldr	r0, [r2, #0]
 800503a:	6852      	ldr	r2, [r2, #4]
 800503c:	605a      	str	r2, [r3, #4]
 800503e:	4401      	add	r1, r0
 8005040:	6019      	str	r1, [r3, #0]
 8005042:	e7d7      	b.n	8004ff4 <_free_r+0x24>
 8005044:	d902      	bls.n	800504c <_free_r+0x7c>
 8005046:	230c      	movs	r3, #12
 8005048:	602b      	str	r3, [r5, #0]
 800504a:	e7d3      	b.n	8004ff4 <_free_r+0x24>
 800504c:	6820      	ldr	r0, [r4, #0]
 800504e:	1821      	adds	r1, r4, r0
 8005050:	428a      	cmp	r2, r1
 8005052:	bf04      	itt	eq
 8005054:	6811      	ldreq	r1, [r2, #0]
 8005056:	6852      	ldreq	r2, [r2, #4]
 8005058:	6062      	str	r2, [r4, #4]
 800505a:	bf04      	itt	eq
 800505c:	1809      	addeq	r1, r1, r0
 800505e:	6021      	streq	r1, [r4, #0]
 8005060:	605c      	str	r4, [r3, #4]
 8005062:	e7c7      	b.n	8004ff4 <_free_r+0x24>
 8005064:	bd38      	pop	{r3, r4, r5, pc}
 8005066:	bf00      	nop
 8005068:	200009ec 	.word	0x200009ec

0800506c <_malloc_usable_size_r>:
 800506c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005070:	1f18      	subs	r0, r3, #4
 8005072:	2b00      	cmp	r3, #0
 8005074:	bfbc      	itt	lt
 8005076:	580b      	ldrlt	r3, [r1, r0]
 8005078:	18c0      	addlt	r0, r0, r3
 800507a:	4770      	bx	lr

0800507c <_init>:
 800507c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800507e:	bf00      	nop
 8005080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005082:	bc08      	pop	{r3}
 8005084:	469e      	mov	lr, r3
 8005086:	4770      	bx	lr

08005088 <_fini>:
 8005088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800508a:	bf00      	nop
 800508c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800508e:	bc08      	pop	{r3}
 8005090:	469e      	mov	lr, r3
 8005092:	4770      	bx	lr
