
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1871933                       # Simulator instruction rate (inst/s)
host_mem_usage                              201487916                       # Number of bytes of host memory used
host_op_rate                                  2204033                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1522.63                       # Real time elapsed on the host
host_tick_rate                              667797215                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2850258861                       # Number of instructions simulated
sim_ops                                    3355924396                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016808                       # Number of seconds simulated
sim_ticks                                1016807501408                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    22                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       485090                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        970166                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 168224072                       # Number of branches fetched
system.switch_cpus.committedInsts           850258860                       # Number of instructions committed
system.switch_cpus.committedOps             998438839                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2438387293                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2438387293                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    315846390                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    312001729                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    122639290                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            39007469                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     863035546                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            863035546                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1354116391                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    755390446                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           176452043                       # Number of load instructions
system.switch_cpus.num_mem_refs             291037440                       # number of memory refs
system.switch_cpus.num_store_insts          114585397                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      49816417                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             49816417                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     63336942                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     37368667                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         624307830     62.53%     62.53% # Class of executed instruction
system.switch_cpus.op_class::IntMult         53593791      5.37%     67.90% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     67.90% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd         5813184      0.58%     68.48% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         3844742      0.39%     68.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         1582452      0.16%     69.02% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        5242788      0.53%     69.55% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc      6309588      0.63%     70.18% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv          883024      0.09%     70.27% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc        5474518      0.55%     70.82% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.82% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.82% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.82% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           349504      0.04%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.85% # Class of executed instruction
system.switch_cpus.op_class::MemRead        176452043     17.67%     88.52% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       114585397     11.48%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          998438861                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         3911                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2452499                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           43                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4904998                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             44                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             482000                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       121303                       # Transaction distribution
system.membus.trans_dist::CleanEvict           363773                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3090                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3090                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        482000                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       726617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       728639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1455256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1455256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     38729984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     38888320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     77618304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                77618304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            485090                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  485090    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              485090                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1188582952                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1195343169                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4623446637                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2430881                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       516363                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2421247                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21618                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21618                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             2                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2430879                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7357491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7357497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    364487296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              364487808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          485113                       # Total snoops (count)
system.tol2bus.snoopTraffic                  15526784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2937612                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001347                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036682                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2933657     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3954      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2937612                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2704347582                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5113456245                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4170                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     31002496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          31002624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks      7727360                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        7727360                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       242207                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             242208                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks        60370                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             60370                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data     30490035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             30490161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       7599629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             7599629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       7599629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     30490035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            38089790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    120740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    483572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.003825783984                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         6827                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         6827                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1045683                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            113961                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     242208                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     60370                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   484416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  120740                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   842                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            28065                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            35989                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            36022                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            34911                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            29510                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            31123                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            33283                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            30946                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            29454                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            29107                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           28465                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           28515                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           29437                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           29010                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           23878                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           25859                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            10128                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            12944                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             9430                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             9900                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             5898                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             8420                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             9542                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             5894                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             5814                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             5956                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            5834                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            6126                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            7154                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            6854                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            5649                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            5170                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 10962921122                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                2417870000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            20029933622                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    22670.62                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41420.62                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  244965                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                  63013                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.66                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               52.19                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               484416                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              120740                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 241806                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 241768                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  5733                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  5737                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                  6827                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  6828                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  6829                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  6828                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  6828                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  6828                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  6828                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  6829                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  6829                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  6829                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  6829                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  6829                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  6828                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  6827                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  6827                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  6827                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       296308                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   130.520404                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   127.955774                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    31.386910                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        10573      3.57%      3.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       277118     93.52%     97.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         7359      2.48%     99.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          998      0.34%     99.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          202      0.07%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           41      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           14      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       296308                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         6827                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     70.823202                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    67.181266                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    22.785177                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           16      0.23%      0.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31           83      1.22%      1.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          302      4.42%      5.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47          556      8.14%     14.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55          839     12.29%     26.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63          960     14.06%     40.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71          981     14.37%     54.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79          827     12.11%     66.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          738     10.81%     77.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          553      8.10%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          386      5.65%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          211      3.09%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          163      2.39%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           94      1.38%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135           45      0.66%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143           40      0.59%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151           20      0.29%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            5      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167            6      0.09%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         6827                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         6827                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.681705                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.665562                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.735973                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1091     15.98%     15.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               4      0.06%     16.04% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            5723     83.83%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               5      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               4      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         6827                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              30948736                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  53888                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                7725632                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               31002624                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             7727360                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       30.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        7.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    30.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     7.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.30                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016806309812                       # Total gap between requests
system.mem_ctrls0.avgGap                   3360476.67                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     30948608                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks      7725632                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 30437037.450200408697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 7597929.784449972212                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       484414                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       120740                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  20029863622                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23395939926267                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     41348.65                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 193771243.38                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   50.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           973881720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           517630410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1597396500                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         253467540                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    118831060080                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    290384924160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      492824198010                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       484.677972                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 753721593847                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 229132507561                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1141764540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           606858450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         1855321860                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         376654320                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    129322092480                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    281551063680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      495119592930                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       486.935425                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 730661804724                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 252192296684                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     31088768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          31088896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks      7799424                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        7799424                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       242881                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             242882                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks        60933                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             60933                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     30574881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             30575007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks       7670502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             7670502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks       7670502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     30574881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            38245509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    121866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    484914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.003962942790                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         6886                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         6886                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1048285                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            115024                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     242882                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     60933                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   485764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  121866                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   848                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            28465                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            34775                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            36866                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            34772                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            29419                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            31379                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            34011                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            30082                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            29571                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            28572                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           29812                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           28034                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           30607                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           28284                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           25268                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           24999                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            10250                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            12782                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             9586                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             9714                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             5942                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             8510                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             9504                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             6376                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             5728                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             6014                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            5832                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            6142                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            7532                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            6917                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            5822                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            5190                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.12                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 11028648834                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                2424580000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            20120823834                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22743.42                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               41493.42                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  245696                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                  63492                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.67                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               52.10                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               485764                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              121866                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 242474                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 242442                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                  5824                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  5828                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                  6888                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  6890                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  6887                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  6887                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  6887                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  6887                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  6887                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  6887                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  6886                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  6887                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  6887                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  6887                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  6887                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  6886                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  6886                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  6886                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       297568                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   130.498978                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   127.952854                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    31.152462                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        10592      3.56%      3.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       278333     93.54%     97.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         7414      2.49%     99.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          974      0.33%     99.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          203      0.07%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           44      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       297568                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         6886                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     70.416497                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    66.862358                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    22.409879                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15             1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           12      0.17%      0.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          112      1.63%      1.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          282      4.10%      5.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47          533      7.74%     13.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55          868     12.61%     26.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63          990     14.38%     40.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         1015     14.74%     55.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79          862     12.52%     67.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          709     10.30%     78.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          569      8.26%     86.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          337      4.89%     91.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          260      3.78%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          147      2.13%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           93      1.35%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           45      0.65%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143           23      0.33%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151           14      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            9      0.13%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         6886                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         6886                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.694017                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.678345                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.725137                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1059     15.38%     15.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               4      0.06%     15.44% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            5813     84.42%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               5      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               5      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         6886                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              31034624                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  54272                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                7797824                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               31088896                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             7799424                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       30.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        7.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    30.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     7.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.30                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016806322739                       # Total gap between requests
system.mem_ctrls1.avgGap                   3346794.34                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst          128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     31034496                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks      7797824                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 125.884201112556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 30521505.749146930873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 7668928.473877453245                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       485762                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       121866                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  20120753834                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23522978617622                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     41421.01                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 193023309.35                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   50.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           980443380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           521118015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1607549580                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         256703940                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    118776082440                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    290431263840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      492838998795                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       484.692528                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 753839706602                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 229014394806                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1144199280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           608152545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         1854750660                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         379306080                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    129159705180                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    281687853120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      495099804465                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       486.915964                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 731018731105                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 251835370303                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1967409                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1967409                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1967409                       # number of overall hits
system.l2.overall_hits::total                 1967409                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       485088                       # number of demand (read+write) misses
system.l2.demand_misses::total                 485090                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       485088                       # number of overall misses
system.l2.overall_misses::total                485090                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       171387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  44749238691                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44749410078                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       171387                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  44749238691                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44749410078                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2452497                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2452499                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2452497                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2452499                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.197794                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.197794                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.197794                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.197794                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85693.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 92249.733432                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92249.706401                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85693.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 92249.733432                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92249.706401                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              121303                       # number of writebacks
system.l2.writebacks::total                    121303                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       485088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            485090                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       485088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           485090                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       154284                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  40600717456                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  40600871740                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       154284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  40600717456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  40600871740                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.197794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.197794                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.197794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.197794                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        77142                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83697.633122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83697.606094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        77142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83697.633122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83697.606094                       # average overall mshr miss latency
system.l2.replacements                         485113                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       395060                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           395060                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       395060                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       395060                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        18528                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18528                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3090                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3090                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    276312957                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     276312957                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        21618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.142936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.142936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89421.668932                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89421.668932                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3090                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3090                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    249765529                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    249765529                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.142936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.142936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80830.268285                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80830.268285                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       171387                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       171387                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85693.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85693.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       154284                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       154284                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        77142                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        77142                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1948881                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1948881                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       481998                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          481998                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  44472925734                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  44472925734                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2430879                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2430879                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.198281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.198281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92267.863630                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92267.863630                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       481998                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       481998                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  40350951927                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  40350951927                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.198281                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.198281                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 83716.015268                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83716.015268                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    12021803                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    489209                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.573961                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.731867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       650.961669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.012014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3433.294450                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.158926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.838207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2514                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1086                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  78902505                       # Number of tag accesses
system.l2.tags.data_accesses                 78902505                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192498592                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807501408                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289298                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    850258881                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2850548179                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289298                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    850258881                       # number of overall hits
system.cpu.icache.overall_hits::total      2850548179                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          923                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            925                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          923                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total           925                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       175557                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       175557                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       175557                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       175557                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    850258883                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2850549104                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    850258883                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2850549104                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87778.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   189.791351                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87778.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   189.791351                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          301                       # number of writebacks
system.cpu.icache.writebacks::total               301                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       173889                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       173889                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       173889                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       173889                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86944.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86944.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86944.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86944.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                    301                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289298                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    850258881                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2850548179                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          923                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           925                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       175557                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       175557                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    850258883                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2850549104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87778.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   189.791351                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       173889                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       173889                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86944.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86944.500000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.927185                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2850549104                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               925                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3081674.707027                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.560344                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.366841                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999295                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000588                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      111171415981                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     111171415981                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666242068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    283120687                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        949362755                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666242068                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    283120687                       # number of overall hits
system.cpu.dcache.overall_hits::total       949362755                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5589468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2450533                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8040001                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5589468                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2450533                       # number of overall misses
system.cpu.dcache.overall_misses::total       8040001                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  67103973600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  67103973600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  67103973600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  67103973600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    285571220                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    957402756                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831536                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    285571220                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    957402756                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.008581                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008398                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.008581                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008398                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 27383.419689                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8346.264335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 27383.419689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8346.264335                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1457360                       # number of writebacks
system.cpu.dcache.writebacks::total           1457360                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2450533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2450533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2450533                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2450533                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  65060229078                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  65060229078                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  65060229078                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  65060229078                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008581                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002560                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008581                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002560                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 26549.419689                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26549.419689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 26549.419689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26549.419689                       # average overall mshr miss latency
system.cpu.dcache.replacements                8046643                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402295572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    171702161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       573997733                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5229138                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2428915                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7658053                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  66620337417                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  66620337417                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    174131076                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    581655786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013949                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 27428.023384                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8699.383174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2428915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2428915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  64594622307                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  64594622307                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013949                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 26594.023384                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26594.023384                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263946496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    111418526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      375365022                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       360330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        21618                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       381948                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    483636183                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    483636183                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    111440144                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    375746970                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 22371.920760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1266.235673                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        21618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    465606771                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    465606771                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 21537.920760                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21537.920760                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      3143704                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      9071512                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         1964                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         6898                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     21295356                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     21295356                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      3145668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      9078410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000624                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000760                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 10842.849287                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  3087.178313                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         1964                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1964                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     19657380                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     19657380                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000624                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000216                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10008.849287                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10008.849287                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      3145668                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      9078410                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      3145668                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      9078410                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           975559576                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8046899                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.234227                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   128.039494                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   127.959806                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.500154                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.499843                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31225953331                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31225953331                       # Number of data accesses

---------- End Simulation Statistics   ----------
