module ALU_add (

	input [31:0] input_1,
	input [31:0] input_2,
	output reg [31:0] out);
	
	always @* begin
	
		out = input_1 + input_2;
		
	end
	
endmodule
