Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 12 21:28:35 2019
| Host         : abencoado running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file DCTCop_wrapper_timing_summary_routed.rpt -pb DCTCop_wrapper_timing_summary_routed.pb -rpx DCTCop_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : DCTCop_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_araddr_reg[6]_rep__1/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_araddr_reg[7]_rep__1/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/axi_araddr_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.293        0.000                      0               106787        0.014        0.000                      0               106787        3.000        0.000                       0                 36085  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                     ------------       ----------      --------------
DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
diff_clock_rtl_clk_p                                      {0.000 5.000}      10.000          100.000         
  clk_out1_DCTCop_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_DCTCop_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.391        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   234  
DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.451        0.000                      0                   47        0.266        0.000                      0                   47       16.166        0.000                       0                    41  
diff_clock_rtl_clk_p                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_DCTCop_clk_wiz_1_0                                   0.293        0.000                      0               106518        0.014        0.000                      0               106518        3.750        0.000                       0                 35806  
  clkfbout_DCTCop_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.391ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.704ns (23.470%)  route 2.296ns (76.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.636ns = ( 20.303 - 16.667 ) 
    Source Clock Delay      (SCD):    4.069ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092     2.092    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.188 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.880     4.069    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X3Y22          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.456     4.525 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           1.302     5.827    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[5]
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.124     5.951 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.669     6.620    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.124     6.744 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.324     7.068    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X7Y22          FDRE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    18.459    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.550 f  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.753    20.303    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y22          FDRE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.393    20.696    
                         clock uncertainty           -0.035    20.661    
    SLICE_X7Y22          FDRE (Setup_fdre_C_CE)      -0.202    20.459    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.459    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                 13.391    

Slack (MET) :             13.680ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.919ns  (logic 0.707ns (24.218%)  route 2.212ns (75.782%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.898 - 33.333 ) 
    Source Clock Delay      (SCD):    4.068ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y22          FDRE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.459    21.193 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.763    21.956    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124    22.080 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.450    23.529    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X8Y16          LUT3 (Prop_lut3_I0_O)        0.124    23.653 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.653    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X8Y16          FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.682    36.898    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y16          FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.393    37.292    
                         clock uncertainty           -0.035    37.256    
    SLICE_X8Y16          FDCE (Setup_fdce_C_D)        0.077    37.333    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.333    
                         arrival time                         -23.653    
  -------------------------------------------------------------------
                         slack                                 13.680    

Slack (MET) :             13.787ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.859ns  (logic 0.707ns (24.733%)  route 2.152ns (75.267%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.643ns = ( 36.976 - 33.333 ) 
    Source Clock Delay      (SCD):    4.068ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y22          FDRE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.459    21.193 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.763    21.956    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124    22.080 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.389    23.469    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X7Y16          LUT4 (Prop_lut4_I0_O)        0.124    23.593 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.593    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X7Y16          FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.760    36.976    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y16          FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.409    37.386    
                         clock uncertainty           -0.035    37.350    
    SLICE_X7Y16          FDCE (Setup_fdce_C_D)        0.029    37.379    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.379    
                         arrival time                         -23.593    
  -------------------------------------------------------------------
                         slack                                 13.787    

Slack (MET) :             13.805ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.887ns  (logic 0.735ns (25.463%)  route 2.152ns (74.537%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.643ns = ( 36.976 - 33.333 ) 
    Source Clock Delay      (SCD):    4.068ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y22          FDRE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.459    21.193 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.763    21.956    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124    22.080 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.389    23.469    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X7Y16          LUT5 (Prop_lut5_I0_O)        0.152    23.621 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.621    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X7Y16          FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.760    36.976    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y16          FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.409    37.386    
                         clock uncertainty           -0.035    37.350    
    SLICE_X7Y16          FDCE (Setup_fdce_C_D)        0.075    37.425    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.425    
                         arrival time                         -23.621    
  -------------------------------------------------------------------
                         slack                                 13.805    

Slack (MET) :             13.884ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.814ns  (logic 0.707ns (25.125%)  route 2.107ns (74.875%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 36.977 - 33.333 ) 
    Source Clock Delay      (SCD):    4.068ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y22          FDRE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.459    21.193 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.763    21.956    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124    22.080 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.344    23.424    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X6Y15          LUT3 (Prop_lut3_I0_O)        0.124    23.548 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.548    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X6Y15          FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.761    36.977    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y15          FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.409    37.387    
                         clock uncertainty           -0.035    37.351    
    SLICE_X6Y15          FDCE (Setup_fdce_C_D)        0.081    37.432    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.432    
                         arrival time                         -23.548    
  -------------------------------------------------------------------
                         slack                                 13.884    

Slack (MET) :             13.895ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.840ns  (logic 0.733ns (25.810%)  route 2.107ns (74.190%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 36.977 - 33.333 ) 
    Source Clock Delay      (SCD):    4.068ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y22          FDRE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.459    21.193 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.763    21.956    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124    22.080 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.344    23.424    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X6Y15          LUT4 (Prop_lut4_I0_O)        0.150    23.574 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.574    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X6Y15          FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.761    36.977    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y15          FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.409    37.387    
                         clock uncertainty           -0.035    37.351    
    SLICE_X6Y15          FDCE (Setup_fdce_C_D)        0.118    37.469    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.469    
                         arrival time                         -23.574    
  -------------------------------------------------------------------
                         slack                                 13.895    

Slack (MET) :             14.400ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.295ns  (logic 0.707ns (30.806%)  route 1.588ns (69.194%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.643ns = ( 36.976 - 33.333 ) 
    Source Clock Delay      (SCD):    4.068ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y22          FDRE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.459    21.193 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.763    21.956    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124    22.080 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.825    22.905    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124    23.029 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.029    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X6Y16          FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.760    36.976    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y16          FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.409    37.386    
                         clock uncertainty           -0.035    37.350    
    SLICE_X6Y16          FDCE (Setup_fdce_C_D)        0.079    37.429    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.429    
                         arrival time                         -23.029    
  -------------------------------------------------------------------
                         slack                                 14.400    

Slack (MET) :             14.440ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.203ns  (logic 0.707ns (32.098%)  route 1.496ns (67.902%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 36.972 - 33.333 ) 
    Source Clock Delay      (SCD):    4.068ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y22          FDRE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.459    21.193 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.763    21.956    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124    22.080 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.733    22.813    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.124    22.937 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.937    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X7Y19          FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.756    36.972    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y19          FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.409    37.382    
                         clock uncertainty           -0.035    37.346    
    SLICE_X7Y19          FDCE (Setup_fdce_C_D)        0.031    37.377    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.377    
                         arrival time                         -22.937    
  -------------------------------------------------------------------
                         slack                                 14.440    

Slack (MET) :             14.455ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.232ns  (logic 0.736ns (32.980%)  route 1.496ns (67.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 36.972 - 33.333 ) 
    Source Clock Delay      (SCD):    4.068ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y22          FDRE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.459    21.193 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.763    21.956    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.124    22.080 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.733    22.813    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.153    22.966 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.966    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X7Y19          FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.756    36.972    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y19          FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.409    37.382    
                         clock uncertainty           -0.035    37.346    
    SLICE_X7Y19          FDCE (Setup_fdce_C_D)        0.075    37.421    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.421    
                         arrival time                         -22.966    
  -------------------------------------------------------------------
                         slack                                 14.455    

Slack (MET) :             14.592ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.049ns  (logic 0.707ns (34.500%)  route 1.342ns (65.500%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 36.972 - 33.333 ) 
    Source Clock Delay      (SCD):    4.068ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.092    18.759    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.855 f  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y22          FDRE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.459    21.193 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.766    21.959    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X6Y19          LUT6 (Prop_lut6_I4_O)        0.124    22.083 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.577    22.659    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124    22.783 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.783    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X5Y19          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.792    35.125    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.216 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.756    36.972    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X5Y19          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.409    37.382    
                         clock uncertainty           -0.035    37.346    
    SLICE_X5Y19          FDCE (Setup_fdce_C_D)        0.029    37.375    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.375    
                         arrival time                         -22.783    
  -------------------------------------------------------------------
                         slack                                 14.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.665     1.521    DCTCop_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y12          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.717    DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X3Y12          FDPE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.941     1.930    DCTCop_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y12          FDPE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.409     1.521    
    SLICE_X3Y12          FDPE (Hold_fdpe_C_D)         0.075     1.596    DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.665     1.521    DCTCop_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y12          FDPE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.778    DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X2Y12          SRL16E                                       r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.941     1.930    DCTCop_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X2Y12          SRL16E                                       r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.396     1.534    
    SLICE_X2Y12          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.649    DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.428%)  route 0.169ns (54.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.664     1.520    DCTCop_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X5Y12          FDPE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.169     1.830    DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X2Y12          SRL16E                                       r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.941     1.930    DCTCop_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X2Y12          SRL16E                                       r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.371     1.559    
    SLICE_X2Y12          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.668    DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.959%)  route 0.114ns (38.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.664     1.520    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X3Y15          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]/Q
                         net (fo=4, routed)           0.114     1.775    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[2]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.820 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.820    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X2Y15          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.939     1.928    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X2Y15          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.395     1.533    
    SLICE_X2Y15          FDCE (Hold_fdce_C_D)         0.121     1.654    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.665     1.521    DCTCop_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y12          FDPE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.128     1.649 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.765    DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X2Y12          SRL16E                                       r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.941     1.930    DCTCop_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X2Y12          SRL16E                                       r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.396     1.534    
    SLICE_X2Y12          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.597    DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.830%)  route 0.121ns (46.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.627     1.483    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y16         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.121     1.744    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X44Y15         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.901     1.890    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y15         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.392     1.498    
    SLICE_X44Y15         FDCE (Hold_fdce_C_D)         0.072     1.570    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.664     1.520    DCTCop_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X5Y12          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/Q
                         net (fo=1, routed)           0.122     1.783    DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_n_0
    SLICE_X4Y12          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.940     1.929    DCTCop_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X4Y12          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
                         clock pessimism             -0.396     1.533    
    SLICE_X4Y12          FDCE (Hold_fdce_C_D)         0.075     1.608    DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.526%)  route 0.118ns (45.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.664     1.520    DCTCop_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y14          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/Q
                         net (fo=1, routed)           0.118     1.778    DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4_n_0
    SLICE_X4Y15          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.938     1.927    DCTCop_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X4Y15          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
                         clock pessimism             -0.371     1.556    
    SLICE_X4Y15          FDCE (Hold_fdce_C_D)         0.047     1.603    DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.576%)  route 0.138ns (49.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.660     1.516    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X3Y19          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/Q
                         net (fo=3, routed)           0.138     1.794    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0
    SLICE_X4Y19          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.934     1.923    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X4Y19          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
                         clock pessimism             -0.371     1.552    
    SLICE_X4Y19          FDCE (Hold_fdce_C_D)         0.066     1.618    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.853%)  route 0.126ns (47.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.829     0.829    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.855 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.626     1.482    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y17         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.126     1.748    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[19]
    SLICE_X45Y16         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.960     0.960    DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.989 r  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.900     1.889    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y16         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/C
                         clock pessimism             -0.392     1.497    
    SLICE_X45Y16         FDCE (Hold_fdce_C_D)         0.070     1.567    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  DCTCop_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X12Y20   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X10Y17   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X10Y20   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X44Y15   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X17Y20   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X23Y20   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X23Y20   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X17Y15   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X35Y15   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X8Y15    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X8Y15    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X8Y15    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X8Y15    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y17   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y18   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y22   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y19    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X8Y17    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X8Y17    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y16   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y16   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y16   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y17   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y21   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y22   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y22   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y20    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y20    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y20    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.451ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.862ns  (logic 1.122ns (19.141%)  route 4.740ns (80.859%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.563ns = ( 36.896 - 33.333 ) 
    Source Clock Delay      (SCD):    4.067ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.092    18.758    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.854 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y22          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.524    21.258 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.488    22.746    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.146    22.892 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.828    23.720    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y21          LUT4 (Prop_lut4_I1_O)        0.328    24.048 f  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.339    24.387    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.124    24.511 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.084    26.595    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X25Y17         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.795    35.128    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.219 r  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.677    36.896    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X25Y17         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.390    37.286    
                         clock uncertainty           -0.035    37.251    
    SLICE_X25Y17         FDCE (Setup_fdce_C_CE)      -0.205    37.046    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.046    
                         arrival time                         -26.595    
  -------------------------------------------------------------------
                         slack                                 10.451    

Slack (MET) :             10.890ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.420ns  (logic 1.122ns (20.700%)  route 4.298ns (79.300%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 36.894 - 33.333 ) 
    Source Clock Delay      (SCD):    4.067ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.092    18.758    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.854 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y22          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.524    21.258 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.488    22.746    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.146    22.892 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.828    23.720    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y21          LUT4 (Prop_lut4_I1_O)        0.328    24.048 f  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.339    24.387    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.124    24.511 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.643    26.154    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y19         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.795    35.128    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.219 r  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.675    36.894    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y19         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.390    37.284    
                         clock uncertainty           -0.035    37.249    
    SLICE_X17Y19         FDCE (Setup_fdce_C_CE)      -0.205    37.044    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         37.044    
                         arrival time                         -26.154    
  -------------------------------------------------------------------
                         slack                                 10.890    

Slack (MET) :             10.890ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.420ns  (logic 1.122ns (20.700%)  route 4.298ns (79.300%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 36.894 - 33.333 ) 
    Source Clock Delay      (SCD):    4.067ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.092    18.758    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.854 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y22          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.524    21.258 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.488    22.746    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.146    22.892 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.828    23.720    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y21          LUT4 (Prop_lut4_I1_O)        0.328    24.048 f  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.339    24.387    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.124    24.511 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.643    26.154    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y19         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.795    35.128    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.219 r  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.675    36.894    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y19         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.390    37.284    
                         clock uncertainty           -0.035    37.249    
    SLICE_X17Y19         FDCE (Setup_fdce_C_CE)      -0.205    37.044    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.044    
                         arrival time                         -26.154    
  -------------------------------------------------------------------
                         slack                                 10.890    

Slack (MET) :             10.890ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.420ns  (logic 1.122ns (20.700%)  route 4.298ns (79.300%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.561ns = ( 36.894 - 33.333 ) 
    Source Clock Delay      (SCD):    4.067ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.092    18.758    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.854 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y22          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.524    21.258 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.488    22.746    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.146    22.892 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.828    23.720    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y21          LUT4 (Prop_lut4_I1_O)        0.328    24.048 f  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.339    24.387    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.124    24.511 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.643    26.154    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y19         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.795    35.128    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.219 r  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.675    36.894    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y19         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.390    37.284    
                         clock uncertainty           -0.035    37.249    
    SLICE_X17Y19         FDCE (Setup_fdce_C_CE)      -0.205    37.044    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.044    
                         arrival time                         -26.154    
  -------------------------------------------------------------------
                         slack                                 10.890    

Slack (MET) :             11.185ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.128ns  (logic 1.122ns (21.881%)  route 4.006ns (78.119%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 36.897 - 33.333 ) 
    Source Clock Delay      (SCD):    4.067ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.092    18.758    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.854 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y22          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.524    21.258 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.488    22.746    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.146    22.892 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.828    23.720    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y21          LUT4 (Prop_lut4_I1_O)        0.328    24.048 f  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.339    24.387    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.124    24.511 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.350    25.861    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y17         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.795    35.128    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.219 r  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.678    36.897    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y17         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.390    37.287    
                         clock uncertainty           -0.035    37.252    
    SLICE_X17Y17         FDCE (Setup_fdce_C_CE)      -0.205    37.047    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.047    
                         arrival time                         -25.861    
  -------------------------------------------------------------------
                         slack                                 11.185    

Slack (MET) :             11.530ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.820ns  (logic 1.122ns (23.280%)  route 3.698ns (76.720%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.898 - 33.333 ) 
    Source Clock Delay      (SCD):    4.067ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.092    18.758    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.854 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y22          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.524    21.258 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.488    22.746    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.146    22.892 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.828    23.720    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y21          LUT4 (Prop_lut4_I1_O)        0.328    24.048 f  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.339    24.387    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.124    24.511 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.042    25.553    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X12Y18         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.795    35.128    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.219 r  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.679    36.898    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X12Y18         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.390    37.288    
                         clock uncertainty           -0.035    37.253    
    SLICE_X12Y18         FDCE (Setup_fdce_C_CE)      -0.169    37.084    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         37.084    
                         arrival time                         -25.553    
  -------------------------------------------------------------------
                         slack                                 11.530    

Slack (MET) :             11.650ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.663ns  (logic 1.122ns (24.060%)  route 3.541ns (75.940%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.564ns = ( 36.897 - 33.333 ) 
    Source Clock Delay      (SCD):    4.067ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.092    18.758    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.854 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y22          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.524    21.258 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.488    22.746    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.146    22.892 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.828    23.720    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y21          LUT4 (Prop_lut4_I1_O)        0.328    24.048 f  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.339    24.387    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.124    24.511 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.886    25.397    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X15Y20         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.795    35.128    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.219 r  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.678    36.897    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X15Y20         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.390    37.287    
                         clock uncertainty           -0.035    37.252    
    SLICE_X15Y20         FDCE (Setup_fdce_C_CE)      -0.205    37.047    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.047    
                         arrival time                         -25.397    
  -------------------------------------------------------------------
                         slack                                 11.650    

Slack (MET) :             11.710ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.609ns  (logic 1.122ns (24.344%)  route 3.487ns (75.656%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 36.903 - 33.333 ) 
    Source Clock Delay      (SCD):    4.067ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.092    18.758    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.854 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y22          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.524    21.258 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.488    22.746    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.146    22.892 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.828    23.720    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y21          LUT4 (Prop_lut4_I1_O)        0.328    24.048 f  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.334    24.382    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.124    24.506 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.836    25.343    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X11Y15         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.795    35.128    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.219 r  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.684    36.903    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X11Y15         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.390    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X11Y15         FDCE (Setup_fdce_C_CE)      -0.205    37.053    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                         -25.343    
  -------------------------------------------------------------------
                         slack                                 11.710    

Slack (MET) :             11.710ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.609ns  (logic 1.122ns (24.344%)  route 3.487ns (75.656%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 36.903 - 33.333 ) 
    Source Clock Delay      (SCD):    4.067ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.092    18.758    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.854 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y22          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.524    21.258 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.488    22.746    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.146    22.892 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.828    23.720    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y21          LUT4 (Prop_lut4_I1_O)        0.328    24.048 f  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.334    24.382    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.124    24.506 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.836    25.343    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X11Y15         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.795    35.128    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.219 r  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.684    36.903    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X11Y15         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.390    37.293    
                         clock uncertainty           -0.035    37.258    
    SLICE_X11Y15         FDCE (Setup_fdce_C_CE)      -0.205    37.053    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                         -25.343    
  -------------------------------------------------------------------
                         slack                                 11.710    

Slack (MET) :             11.803ns  (required time - arrival time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.511ns  (logic 1.122ns (24.871%)  route 3.389ns (75.129%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.565ns = ( 36.898 - 33.333 ) 
    Source Clock Delay      (SCD):    4.067ns = ( 20.734 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.092    18.758    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.854 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.879    20.734    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y22          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.524    21.258 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.488    22.746    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.146    22.892 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.828    23.720    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y21          LUT4 (Prop_lut4_I1_O)        0.328    24.048 f  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.339    24.387    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.124    24.511 r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.734    25.245    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X11Y19         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.795    35.128    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.219 r  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.679    36.898    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X11Y19         FDCE                                         r  DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.390    37.288    
                         clock uncertainty           -0.035    37.253    
    SLICE_X11Y19         FDCE (Setup_fdce_C_CE)      -0.205    37.048    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.048    
                         arrival time                         -25.245    
  -------------------------------------------------------------------
                         slack                                 11.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.848     0.848    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.874 r  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.658     1.532    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y22          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.696 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.177     1.873    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X2Y22          LUT3 (Prop_lut3_I2_O)        0.045     1.918 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.918    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X2Y22          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.980     0.980    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.009 r  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.932     1.940    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y22          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.408     1.532    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.120     1.652    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.228ns (43.458%)  route 0.297ns (56.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.848     0.848    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.874 r  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.658     1.532    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.128     1.660 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.297     1.957    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X3Y21          LUT3 (Prop_lut3_I2_O)        0.100     2.057 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.057    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X3Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.980     0.980    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.009 r  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.933     1.941    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.409     1.532    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.107     1.639    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.306%)  route 0.495ns (72.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.848     0.848    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.874 r  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.658     1.532    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.673 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.495     2.168    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X3Y21          LUT3 (Prop_lut3_I2_O)        0.045     2.213 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.213    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X3Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.980     0.980    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.009 r  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.933     1.941    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.409     1.532    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.091     1.623    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.575ns  (logic 0.191ns (33.215%)  route 0.384ns (66.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 18.607 - 16.667 ) 
    Source Clock Delay      (SCD):    1.531ns = ( 18.197 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.848    17.514    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.540 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.657    18.197    DCTCop_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.146    18.343 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.246    18.589    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X7Y21          LUT5 (Prop_lut5_I3_O)        0.045    18.634 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.138    18.773    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X7Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.980    17.646    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.675 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.932    18.607    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.395    18.211    
    SLICE_X7Y21          FDCE (Hold_fdce_C_CE)       -0.032    18.179    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.179    
                         arrival time                          18.773    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.575ns  (logic 0.191ns (33.215%)  route 0.384ns (66.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 18.607 - 16.667 ) 
    Source Clock Delay      (SCD):    1.531ns = ( 18.197 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.848    17.514    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.540 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.657    18.197    DCTCop_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.146    18.343 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.246    18.589    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X7Y21          LUT5 (Prop_lut5_I3_O)        0.045    18.634 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.138    18.773    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X7Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.980    17.646    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.675 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.932    18.607    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.395    18.211    
    SLICE_X7Y21          FDCE (Hold_fdce_C_CE)       -0.032    18.179    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.179    
                         arrival time                          18.773    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.575ns  (logic 0.191ns (33.215%)  route 0.384ns (66.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 18.607 - 16.667 ) 
    Source Clock Delay      (SCD):    1.531ns = ( 18.197 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.848    17.514    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.540 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.657    18.197    DCTCop_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.146    18.343 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.246    18.589    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X7Y21          LUT5 (Prop_lut5_I3_O)        0.045    18.634 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.138    18.773    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X7Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.980    17.646    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.675 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.932    18.607    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.395    18.211    
    SLICE_X7Y21          FDCE (Hold_fdce_C_CE)       -0.032    18.179    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.179    
                         arrival time                          18.773    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.575ns  (logic 0.191ns (33.215%)  route 0.384ns (66.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 18.607 - 16.667 ) 
    Source Clock Delay      (SCD):    1.531ns = ( 18.197 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.848    17.514    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.540 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.657    18.197    DCTCop_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.146    18.343 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.246    18.589    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X7Y21          LUT5 (Prop_lut5_I3_O)        0.045    18.634 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.138    18.773    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X7Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.980    17.646    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.675 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.932    18.607    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.395    18.211    
    SLICE_X7Y21          FDCE (Hold_fdce_C_CE)       -0.032    18.179    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.179    
                         arrival time                          18.773    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.686ns  (logic 0.212ns (30.910%)  route 0.474ns (69.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 18.606 - 16.667 ) 
    Source Clock Delay      (SCD):    1.531ns = ( 18.197 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.848    17.514    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.540 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.657    18.197    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y22          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.167    18.364 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.304    18.669    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y22          LUT1 (Prop_lut1_I0_O)        0.045    18.714 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.169    18.883    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X6Y22          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.980    17.646    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.675 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.931    18.606    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X6Y22          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.408    18.197    
    SLICE_X6Y22          FDCE (Hold_fdce_C_D)         0.063    18.260    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.260    
                         arrival time                          18.883    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.824ns  (logic 0.191ns (23.186%)  route 0.633ns (76.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 18.608 - 16.667 ) 
    Source Clock Delay      (SCD):    1.531ns = ( 18.197 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.848    17.514    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.540 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.657    18.197    DCTCop_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.146    18.343 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.246    18.589    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X7Y21          LUT5 (Prop_lut5_I3_O)        0.045    18.634 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.387    19.021    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X2Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.980    17.646    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.675 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.933    18.608    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.372    18.235    
    SLICE_X2Y21          FDCE (Hold_fdce_C_CE)       -0.012    18.223    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.223    
                         arrival time                          19.021    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.824ns  (logic 0.191ns (23.186%)  route 0.633ns (76.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 18.608 - 16.667 ) 
    Source Clock Delay      (SCD):    1.531ns = ( 18.197 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.848    17.514    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.540 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.657    18.197    DCTCop_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.146    18.343 f  DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.246    18.589    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X7Y21          LUT5 (Prop_lut5_I3_O)        0.045    18.634 r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.387    19.021    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X2Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.980    17.646    DCTCop_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.675 f  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.933    18.608    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y21          FDCE                                         r  DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.372    18.235    
    SLICE_X2Y21          FDCE (Hold_fdce_C_CE)       -0.012    18.223    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.223    
                         arrival time                          19.021    
  -------------------------------------------------------------------
                         slack                                  0.798    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { DCTCop_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  DCTCop_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X11Y15   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X11Y15   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X9Y18    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X25Y17   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X17Y19   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X17Y19   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X17Y19   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X12Y18   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X11Y19   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X25Y17   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X11Y19   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y22    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y23    DCTCop_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X11Y15   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X11Y15   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X9Y18    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X9Y18    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X25Y17   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X17Y19   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X11Y15   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X11Y15   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X9Y18    DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X25Y17   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y19   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y19   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y19   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X12Y18   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y17   DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y22    DCTCop_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_rtl_clk_p
  To Clock:  diff_clock_rtl_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_rtl_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { diff_clock_rtl_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCTCop_clk_wiz_1_0
  To Clock:  clk_out1_DCTCop_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg63_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In27_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@10.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.653ns  (logic 0.580ns (6.008%)  route 9.073ns (93.992%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.949ns = ( 8.051 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.479ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.168    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.901 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.190    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.094 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.615    -1.479    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y67         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg63_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.023 f  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg63_reg[2]_rep__0/Q
                         net (fo=899, routed)         9.073     8.050    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/s_DCT32Stg1In4_reg[7]
    SLICE_X1Y63          LUT5 (Prop_lut5_I1_O)        0.124     8.174 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/s_DCT32Stg1In27[17]_i_1/O
                         net (fo=1, routed)           0.000     8.174    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641_n_702
    SLICE_X1Y63          FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In27_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    T14                                               0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.055    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     4.733 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.363    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.454 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.597     8.051    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s00_axi_aclk
    SLICE_X1Y63          FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In27_reg[17]/C
                         clock pessimism              0.460     8.511    
                         clock uncertainty           -0.074     8.437    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.031     8.468    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In27_reg[17]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@10.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 0.518ns (5.540%)  route 8.833ns (94.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 8.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.285ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.168    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.901 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.190    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.094 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.809    -1.285    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X14Y32         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.767 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/Q
                         net (fo=1022, routed)        8.833     8.066    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En
    SLICE_X3Y173         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    T14                                               0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.055    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     4.733 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.363    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.454 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.752     8.206    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X3Y173         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[28]/C
                         clock pessimism              0.452     8.658    
                         clock uncertainty           -0.074     8.583    
    SLICE_X3Y173         FDRE (Setup_fdre_C_CE)      -0.205     8.378    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[28]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@10.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 0.518ns (5.540%)  route 8.833ns (94.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 8.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.285ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.168    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.901 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.190    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.094 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.809    -1.285    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X14Y32         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.767 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/Q
                         net (fo=1022, routed)        8.833     8.066    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En
    SLICE_X3Y173         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    T14                                               0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.055    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     4.733 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.363    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.454 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.752     8.206    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X3Y173         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[29]/C
                         clock pessimism              0.452     8.658    
                         clock uncertainty           -0.074     8.583    
    SLICE_X3Y173         FDRE (Setup_fdre_C_CE)      -0.205     8.378    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[29]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@10.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 0.518ns (5.540%)  route 8.833ns (94.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 8.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.285ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.168    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.901 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.190    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.094 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.809    -1.285    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X14Y32         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.767 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/Q
                         net (fo=1022, routed)        8.833     8.066    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En
    SLICE_X3Y173         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    T14                                               0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.055    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     4.733 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.363    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.454 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.752     8.206    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X3Y173         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[30]/C
                         clock pessimism              0.452     8.658    
                         clock uncertainty           -0.074     8.583    
    SLICE_X3Y173         FDRE (Setup_fdre_C_CE)      -0.205     8.378    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[30]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@10.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 0.518ns (5.540%)  route 8.833ns (94.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 8.206 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.285ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.168    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.901 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.190    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.094 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.809    -1.285    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X14Y32         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.767 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/Q
                         net (fo=1022, routed)        8.833     8.066    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En
    SLICE_X3Y173         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    T14                                               0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.055    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     4.733 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.363    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.454 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.752     8.206    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X3Y173         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[31]/C
                         clock pessimism              0.452     8.658    
                         clock uncertainty           -0.074     8.583    
    SLICE_X3Y173         FDRE (Setup_fdre_C_CE)      -0.205     8.378    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[31]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@10.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 0.518ns (5.540%)  route 8.833ns (94.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 8.207 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.285ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.168    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.901 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.190    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.094 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.809    -1.285    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X14Y32         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.767 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/Q
                         net (fo=1022, routed)        8.833     8.066    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En
    SLICE_X3Y172         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    T14                                               0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.055    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     4.733 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.363    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.454 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.753     8.207    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X3Y172         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[24]/C
                         clock pessimism              0.452     8.659    
                         clock uncertainty           -0.074     8.584    
    SLICE_X3Y172         FDRE (Setup_fdre_C_CE)      -0.205     8.379    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[24]
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@10.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 0.518ns (5.540%)  route 8.833ns (94.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 8.207 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.285ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.168    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.901 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.190    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.094 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.809    -1.285    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X14Y32         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.767 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/Q
                         net (fo=1022, routed)        8.833     8.066    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En
    SLICE_X3Y172         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    T14                                               0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.055    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     4.733 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.363    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.454 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.753     8.207    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X3Y172         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[25]/C
                         clock pessimism              0.452     8.659    
                         clock uncertainty           -0.074     8.584    
    SLICE_X3Y172         FDRE (Setup_fdre_C_CE)      -0.205     8.379    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[25]
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@10.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 0.518ns (5.540%)  route 8.833ns (94.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 8.207 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.285ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.168    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.901 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.190    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.094 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.809    -1.285    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X14Y32         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.767 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/Q
                         net (fo=1022, routed)        8.833     8.066    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En
    SLICE_X3Y172         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    T14                                               0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.055    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     4.733 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.363    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.454 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.753     8.207    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X3Y172         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[26]/C
                         clock pessimism              0.452     8.659    
                         clock uncertainty           -0.074     8.584    
    SLICE_X3Y172         FDRE (Setup_fdre_C_CE)      -0.205     8.379    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[26]
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@10.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 0.518ns (5.540%)  route 8.833ns (94.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 8.207 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.285ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.168    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.901 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.190    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.094 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.809    -1.285    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X14Y32         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.767 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En_reg/Q
                         net (fo=1022, routed)        8.833     8.066    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stage3En
    SLICE_X3Y172         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    T14                                               0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.055    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     4.733 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.363    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.454 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.753     8.207    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X3Y172         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[27]/C
                         clock pessimism              0.452     8.659    
                         clock uncertainty           -0.074     8.584    
    SLICE_X3Y172         FDRE (Setup_fdre_C_CE)      -0.205     8.379    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg340_reg[27]
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg63_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@10.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.684ns  (logic 0.580ns (5.989%)  route 9.104ns (94.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 8.054 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.479ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.935     0.935 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.233     2.168    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.901 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.190    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.094 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.615    -1.479    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y67         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg63_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.023 f  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/slv_reg63_reg[2]_rep__0/Q
                         net (fo=899, routed)         9.104     8.081    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/s_DCT32Stg1In4_reg[7]
    SLICE_X2Y60          LUT5 (Prop_lut5_I1_O)        0.124     8.205 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/s_DCT32Stg1In4[1]_i_1/O
                         net (fo=1, routed)           0.000     8.205    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641_n_430
    SLICE_X2Y60          FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    T14                                               0.000    10.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000    10.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.893    10.893 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.162    12.055    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     4.733 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     6.363    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.454 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       1.600     8.054    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s00_axi_aclk
    SLICE_X2Y60          FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In4_reg[1]/C
                         clock pessimism              0.460     8.514    
                         clock uncertainty           -0.074     8.440    
    SLICE_X2Y60          FDRE (Setup_fdre_C_D)        0.079     8.519    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In4_reg[1]
  -------------------------------------------------------------------
                         required time                          8.519    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  0.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A43_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/dataOut43_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.322%)  route 0.200ns (58.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.567 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.072    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.553    -0.493    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X51Y130        FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A43_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A43_reg[29]/Q
                         net (fo=1, routed)           0.200    -0.152    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg10A43_reg_n_0_[29]
    SLICE_X55Y129        FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/dataOut43_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.282 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.742    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.818    -0.894    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X55Y129        FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/dataOut43_reg[21]/C
                         clock pessimism              0.662    -0.232    
    SLICE_X55Y129        FDRE (Hold_fdre_C_D)         0.066    -0.166    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/dataOut43_reg[21]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut17_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In17_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.243%)  route 0.192ns (50.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.567 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.072    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.557    -0.489    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/s00_axi_aclk
    SLICE_X55Y83         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut17_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/dataOut17_reg[31]/Q
                         net (fo=1, routed)           0.192    -0.157    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/s_DCT64Stg1Out17[31]
    SLICE_X51Y85         LUT5 (Prop_lut5_I2_O)        0.045    -0.112 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641/s_DCT32Stg1In17[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.112    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT641_n_1008
    SLICE_X51Y85         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In17_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.282 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.742    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.828    -0.885    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s00_axi_aclk
    SLICE_X51Y85         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In17_reg[31]/C
                         clock pessimism              0.662    -0.223    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.092    -0.131    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/s_DCT32Stg1In17_reg[31]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.334%)  route 0.217ns (60.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.567 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.072    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.559    -0.487    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X49Y83         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg[13]/Q
                         net (fo=1, routed)           0.217    -0.129    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg_n_0_[13]
    SLICE_X55Y84         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.282 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.742    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.826    -0.887    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X55Y84         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[5]/C
                         clock pessimism              0.662    -0.225    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.076    -0.149    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[5]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A53_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D53_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.505%)  route 0.216ns (60.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.567 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.072    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.623    -0.423    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X48Y31         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A53_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.282 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A53_reg[23]/Q
                         net (fo=1, routed)           0.216    -0.066    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A53_reg_n_0_[23]
    SLICE_X53Y29         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D53_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.282 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.742    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.891    -0.822    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X53Y29         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D53_reg[15]/C
                         clock pessimism              0.659    -0.164    
    SLICE_X53Y29         FDRE (Hold_fdre_C_D)         0.071    -0.093    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D53_reg[15]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.591%)  route 0.215ns (60.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.567 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.072    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.560    -0.486    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X49Y85         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg[23]/Q
                         net (fo=1, routed)           0.215    -0.130    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg_n_0_[23]
    SLICE_X55Y86         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.282 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.742    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.827    -0.886    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X55Y86         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[15]/C
                         clock pessimism              0.662    -0.224    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.066    -0.158    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[15]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.474%)  route 0.225ns (61.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.567 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.072    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.558    -0.488    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X49Y82         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg[11]/Q
                         net (fo=1, routed)           0.225    -0.122    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg_n_0_[11]
    SLICE_X55Y84         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.282 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.742    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.826    -0.887    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X55Y84         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[3]/C
                         clock pessimism              0.662    -0.225    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.075    -0.150    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[3]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.841%)  route 0.222ns (61.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.567 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.072    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.561    -0.485    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X49Y87         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg[29]/Q
                         net (fo=1, routed)           0.222    -0.122    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg_n_0_[29]
    SLICE_X55Y86         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.282 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.742    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.827    -0.886    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X55Y86         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[21]/C
                         clock pessimism              0.662    -0.224    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.072    -0.152    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[21]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.579%)  route 0.224ns (61.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.567 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.072    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.559    -0.487    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X49Y83         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg[12]/Q
                         net (fo=1, routed)           0.224    -0.122    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2A49_reg_n_0_[12]
    SLICE_X55Y84         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.282 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.742    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.826    -0.887    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s00_axi_aclk
    SLICE_X55Y84         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[4]/C
                         clock pessimism              0.662    -0.225    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.071    -0.154    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT642/s_stg2D49_reg[4]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4M182_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A18_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.252ns (68.546%)  route 0.116ns (31.454%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.567 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.072    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.630    -0.416    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s00_axi_aclk
    SLICE_X57Y49         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4M182_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.275 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4M182_reg[13]/Q
                         net (fo=1, routed)           0.116    -0.159    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4M182[13]
    SLICE_X56Y51         LUT2 (Prop_lut2_I1_O)        0.045    -0.114 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A18[15]_i_4/O
                         net (fo=1, routed)           0.000    -0.114    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A18[15]_i_4_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.048 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A18_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.048    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A180[13]
    SLICE_X56Y51         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A18_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.282 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.742    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.834    -0.879    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s00_axi_aclk
    SLICE_X56Y51         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A18_reg[13]/C
                         clock pessimism              0.662    -0.217    
    SLICE_X56Y51         FDRE (Hold_fdre_C_D)         0.134    -0.083    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A18_reg[13]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4M182_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A18_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCTCop_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DCTCop_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns - clk_out1_DCTCop_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.252ns (68.546%)  route 0.116ns (31.454%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.809    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.567 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.072    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.630    -0.416    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s00_axi_aclk
    SLICE_X57Y48         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4M182_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.275 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4M182_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.159    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4M182[9]
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.114 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A18[11]_i_5/O
                         net (fo=1, routed)           0.000    -0.114    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A18[11]_i_5_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.048 r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A18_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.048    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A180[9]
    SLICE_X56Y50         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A18_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCTCop_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    T14                                               0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    DCTCop_i/clk_wiz_1/inst/clk_in1_p
    T14                  IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  DCTCop_i/clk_wiz_1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.880    DCTCop_i/clk_wiz_1/inst/clk_in1_DCTCop_clk_wiz_1_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.282 r  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.742    DCTCop_i/clk_wiz_1/inst/clk_out1_DCTCop_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.713 r  DCTCop_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=35804, routed)       0.834    -0.879    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s00_axi_aclk
    SLICE_X56Y50         FDRE                                         r  DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A18_reg[9]/C
                         clock pessimism              0.662    -0.217    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134    -0.083    DCTCop_i/DCTs_0/U0/DCTs_v1_0_S00_AXI_inst/DCTKERNEL/DCT322/s_stg4A18_reg[9]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCTCop_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      DCTCop_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y25     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_13_13/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y25     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y25     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y25     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y25     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_15_15/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y25     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y25     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_16_16/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y25     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20     DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20     DCTCop_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y25     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y25     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y25     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y25     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y25     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y25     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y25     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_27_27/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y25     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_27_27/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_28_28/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26     DCTCop_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_28_28/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCTCop_clk_wiz_1_0
  To Clock:  clkfbout_DCTCop_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCTCop_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    DCTCop_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  DCTCop_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



