*.log
*.jou
*.Xil

zedboard/zedboard_daisy
zedboard/src/tcl/zedboard_daisy.tcl
zedboard/src/tcl/make_bitstream.tcl
zedboard/src/verilog/rocketchip_wrapper.v
zedboard/src/verilog/*Shim.v
zedboard/deliver_output
zedboard/soft_build

zybo/zybo_daisy
zybo/src/tcl/zybo_daisy.tcl
zybo/src/tcl/make_bitstream.tcl
zybo/src/verilog/rocketchip_wrapper.v
zybo/src/verilog/*Shim.v
zybo/deliver_output
zybo/soft_build

zc706/zc706_daisy
zc706/src/tcl/zc706_daisy.tcl
zc706/src/tcl/make_bitstream.tcl
zc706/src/verilog/rocketchip_wrapper.v
zc706/src/verilog/*Shim.v
zc706/deliver_output
zc706/soft_build
