===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2050 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2612 ( 17.5%)    0.2612 ( 21.7%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2219 ( 14.9%)    0.2219 ( 18.4%)    Parse modules
    0.0362 (  2.4%)    0.0362 (  3.0%)    Verify circuit
    1.1112 ( 74.6%)    0.8260 ( 68.6%)  'firrtl.circuit' Pipeline
    0.0337 (  2.3%)    0.0337 (  2.8%)    LowerFIRRTLAnnotations
    0.2004 ( 13.5%)    0.1060 (  8.8%)    'firrtl.module' Pipeline
    0.0889 (  6.0%)    0.0508 (  4.2%)      DropName
    0.1116 (  7.5%)    0.0564 (  4.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0087 (  0.6%)    0.0048 (  0.4%)    'firrtl.module' Pipeline
    0.0087 (  0.6%)    0.0048 (  0.4%)      LowerCHIRRTLPass
    0.0128 (  0.9%)    0.0128 (  1.1%)    InferWidths
    0.0335 (  2.2%)    0.0335 (  2.8%)    MemToRegOfVec
    0.0621 (  4.2%)    0.0621 (  5.2%)    InferResets
    0.0046 (  0.3%)    0.0046 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0107 (  0.7%)    0.0107 (  0.9%)    WireDFT
    0.0637 (  4.3%)    0.0637 (  5.3%)    LowerFIRRTLTypes
    0.0760 (  5.1%)    0.0433 (  3.6%)    'firrtl.module' Pipeline
    0.0742 (  5.0%)    0.0423 (  3.5%)      ExpandWhens
    0.0018 (  0.1%)    0.0010 (  0.1%)      SFCCompat
    0.0279 (  1.9%)    0.0279 (  2.3%)    Inliner
    0.0328 (  2.2%)    0.0328 (  2.7%)    'firrtl.module' Pipeline
    0.0327 (  2.2%)    0.0327 (  2.7%)      RandomizeRegisterInit
    0.0124 (  0.8%)    0.0124 (  1.0%)    CheckCombCycles
    0.0013 (  0.1%)    0.0013 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1590 ( 10.7%)    0.1590 ( 13.2%)    'firrtl.module' Pipeline
    0.1494 ( 10.0%)    0.1494 ( 12.4%)      Canonicalizer
    0.0096 (  0.6%)    0.0096 (  0.8%)      InferReadWrite
    0.0039 (  0.3%)    0.0039 (  0.3%)    PrefixModules
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0272 (  1.8%)    0.0272 (  2.3%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0103 (  0.7%)    0.0103 (  0.9%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1222 (  8.2%)    0.1222 ( 10.1%)    'firrtl.module' Pipeline
    0.0084 (  0.6%)    0.0084 (  0.7%)      DropName
    0.1137 (  7.6%)    0.1137 (  9.4%)      Canonicalizer
    0.0140 (  0.9%)    0.0140 (  1.2%)    IMDeadCodeElim
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0335 (  2.2%)    0.0335 (  2.8%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0143 (  1.0%)    0.0143 (  1.2%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0359 (  2.4%)    0.0359 (  3.0%)  'hw.module' Pipeline
    0.0100 (  0.7%)    0.0100 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0167 (  1.1%)    0.0167 (  1.4%)    Canonicalizer
    0.0067 (  0.5%)    0.0067 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0024 (  0.2%)    0.0024 (  0.2%)    HWCleanup
    0.0040 (  0.3%)    0.0040 (  0.3%)  'hw.module' Pipeline
    0.0001 (  0.0%)    0.0001 (  0.0%)    HWLegalizeModules
    0.0039 (  0.3%)    0.0039 (  0.3%)    PrettifyVerilog
    0.0032 (  0.2%)    0.0032 (  0.3%)  StripDebugInfoWithPred
    0.0247 (  1.7%)    0.0247 (  2.1%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    1.4901 (100.0%)    1.2050 (100.0%)  Total

{
  totalTime: 1.216,
  maxMemory: 68800512
}
