<!-- Compiled by morty-0.9.0 / 2024-05-08 12:21:19.028340007 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_zero_mem</a></h1>
<div class="docblock">
<p>AXI4+ATOP slave module which translates AXI bursts into a memory stream</p>
<p>which behaves as a memory containing only <code>0</code> data which cannot be</p>
<p>overwritten by <code>write</code> operations.</p>
<ul>
<li>
<p><code>read</code>: grants the request and returns data <code>0</code>.</p>
</li>
<li>
<p><code>write</code>: grants the request, write data goes into nothingness (can be used as data sink)</p>
</li>
</ul>
<p>If both read and write channels of the AXI4+ATOP are active, both will have an</p>
<p>utilization of 50%.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.axi_req_t" class="impl"><code class="in-band"><a href="#parameter.axi_req_t">axi_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI4+ATOP request type. See <code>include/axi/typedef.svh</code>.</p>
</div><h3 id="parameter.axi_resp_t" class="impl"><code class="in-band"><a href="#parameter.axi_resp_t">axi_resp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI4+ATOP response type. See <code>include/axi/typedef.svh</code>.</p>
</div><h3 id="parameter.AddrWidth" class="impl"><code class="in-band"><a href="#parameter.AddrWidth">AddrWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Address width, has to be less or equal than the width off the AXI address field.</p>
<p>Determines the width of <code>mem_addr_o</code>. Has to be wide enough to emit the memory region</p>
<p>which should be accessible.</p>
</div><h3 id="parameter.DataWidth" class="impl"><code class="in-band"><a href="#parameter.DataWidth">DataWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>AXI4+ATOP data width.</p>
</div><h3 id="parameter.IdWidth" class="impl"><code class="in-band"><a href="#parameter.IdWidth">IdWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>AXI4+ATOP ID width.</p>
</div><h3 id="parameter.NumBanks" class="impl"><code class="in-band"><a href="#parameter.NumBanks">NumBanks</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Number of banks at output, must evenly divide <code>DataWidth</code>.</p>
</div><h3 id="parameter.BufDepth" class="impl"><code class="in-band"><a href="#parameter.BufDepth">BufDepth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Depth of memory response buffer. This should be equal to the memory response latency.</p>
</div><h3 id="parameter.addr_t" class="impl"><code class="in-band"><a href="#parameter.addr_t">addr_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Dependent parameter, do not override. Memory address type.</p>
</div><h3 id="parameter.mem_data_t" class="impl"><code class="in-band"><a href="#parameter.mem_data_t">mem_data_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Dependent parameter, do not override. Memory data type.</p>
</div><h3 id="parameter.mem_strb_t" class="impl"><code class="in-band"><a href="#parameter.mem_strb_t">mem_strb_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Dependent parameter, do not override. Memory write strobe type.</p>
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Clock input.</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Asynchronous reset, active low.</p>
</div><h3 id="port.busy_o" class="impl"><code class="in-band"><a href="#port.busy_o">busy_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
<p>The unit is busy handling an AXI4+ATOP request.</p>
</div><h3 id="port.axi_req_i" class="impl"><code class="in-band"><a href="#port.axi_req_i">axi_req_i</a><span class="type-annotation">: input  axi_req_t</span></code></h3><div class="docblock">
<p>AXI4+ATOP slave port, request input.</p>
</div><h3 id="port.axi_resp_o" class="impl"><code class="in-band"><a href="#port.axi_resp_o">axi_resp_o</a><span class="type-annotation">: output axi_resp_t</span></code></h3><div class="docblock">
<p>AXI4+ATOP slave port, response output.</p>
</div></section>
</body>
</html>
