memory-map:
  name: reg1
  description: register test 1
  comment: A simple unsigned register
  bus: wb-32-be
  x-wbgen:
    hdl_entity: reg1
  children:
  - reg:
      name: R1
      description: Register 1
      comment: Register 1 has two fields
      width: 32
      access: ro
      address: 0x00000000
      children:
      - field:
          name: val
          range: 3-0
          description: Value
          comment: Value of reg
          x-wbgen:
            type: UNSIGNED
            access_bus: READ_ONLY
            access_dev: WRITE_ONLY
